Bit-fixing in pseudorandom sequences for scan BIST

A low-overhead scheme for achieving complete (100%) fault coverage during built-in self test of circuits with scan is presented. It does not require modifying the function logic and does not degrade system performance (beyond using scan). Deterministic test cubes that detect the random-pattern-resistant (r.p.r.) faults are embedded in a pseudorandom sequence of bits generated by a linear feedback shift register (LFSR). This is accomplished by altering the pseudorandom sequence by adding logic at the LFSR's serial output to "fix" certain bits. A procedure for synthesizing the bit-fixing logic for embedding the test cubes is described. Experimental results indicate that complete fault coverage can be obtained with low hardware overhead. Further reduction in overhead is possible by using a special correlating automatic test pattern generation procedure that is described for finding test cubes for the r.p.r. faults in a way that maximizes bitwise correlation.

[1]  Nur A. Touba,et al.  Transformed pseudo-random patterns for BIST , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[2]  Irith Pomeranz,et al.  COMPACTEST: a method to generate compact test sets for combinational circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Bernard Courtois,et al.  Generation of Vector Patterns Through Reseeding of Multipe-Polynominal Linear Feedback Shift Registers , 1992 .

[4]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  Janusz Rajski,et al.  Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[6]  Nur A. Touba,et al.  Special ATPG to correlate test patterns for low-overhead mixed-mode BIST , 1998, Proceedings Seventh Asian Test Symposium (ATS'98) (Cat. No.98TB100259).

[7]  Gundolf Kiefer,et al.  Bit-flipping BIST , 1996, Proceedings of International Conference on Computer Aided Design.

[8]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[9]  Hans-Joachim Wunderlich,et al.  Multiple distributions for biased random test patterns , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[10]  Hans-Joachim Wunderlich,et al.  Mixed-Mode BIST Using Embedded Processors , 1998, J. Electron. Test..

[11]  P. Goel.  Test Generation and Dynamic Compaction of Tests , 1979 .

[12]  Clay S. Gloster,et al.  Hardware-based weighted random pattern generation for boundary scan , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[13]  Kwang-Ting Cheng,et al.  Timing-driven test point insertion for full-scan and partial-scan BIST , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[14]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Nur A. Touba,et al.  BETSY: synthesizing circuits for a specified BIST environment , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[16]  Janusz Rajski,et al.  Decompression of test data using variable-length seed LFSRs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[17]  Charles R. Kime,et al.  Fixed-biased pseudorandom built-in self-test for random pattern resistant circuits , 1994, Proceedings., International Test Conference.

[18]  Gundolf Kiefer,et al.  Using BIST control for pattern generation , 1997, Proceedings International Test Conference 1997.

[19]  Nur A. Touba,et al.  Automated logic synthesis of random pattern testable circuits , 1994, Proceedings., International Test Conference.

[20]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[21]  S. Hellebrand,et al.  An Efficient Bist Scheme Based On Reseeding Of Multiple Polynomial Linear Feedback Shift Registers , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[22]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[23]  Paul H. Bardell,et al.  Pseudorandom Arrays for Built-In Tests , 1986, IEEE Transactions on Computers.

[24]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[25]  Charles R. Kime,et al.  MFBIST: a BIST method for random pattern resistant circuits , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[26]  Gundolf Kiefer,et al.  Deterministic BIST with multiple scan chains , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[27]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[28]  Hans-Joachim Wunderlich,et al.  Pattern generation for a deterministic BIST scheme , 1995, ICCAD.

[29]  Dhiraj K. Pradhan,et al.  LOT: logic optimization with testability—new transformations using recursive learning , 1995, ICCAD.

[30]  Benoit Nadeau-Dostie,et al.  A new procedure for weighted random built-in self-test , 1990, Proceedings. International Test Conference 1990.

[31]  Nur A. Touba,et al.  Test point insertion based on path tracing , 1996, Proceedings of 14th VLSI Test Symposium.

[32]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[33]  P. Goel.  AN IMPLICIT ENUMERATION ALGORITHM TO GENERATE TESTS FOR COMBINATIONAL LOGIC CIRCUITS , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'..

[34]  Sandeep K. Gupta,et al.  Random pattern testable logic synthesis , 1994, ICCAD.

[35]  Paul H. Bardell,et al.  Parallel Pseudorandom Sequences for Built-In Test , 1984, ITC.

[36]  Hans-Joachim Wunderlich,et al.  Deterministic pattern generation for weighted random pattern testing , 1996, Proceedings ED&TC European Design and Test Conference.