A First Approach to King Topologies for On-Chip Networks

In this paper we propose two new topologies for on-chip networks that we have denoted as king mesh and king torus. These are a higher degree evolution of the classical mesh and torus topologies. In a king network packets can traverse the networks using orthogonal and diagonal movements like the king on a chess board. First we present a topological study addressing distance properties, bisection bandwidth and path diversity as well as a folding scheme. Second we analyze different routing mechanisms. Ranging from minimal distance routings to missrouting techniques which exploit the topological richness of these networks. Finally we make an exhaustive performance evaluation comparing the new king topologies with their classical counterparts. The experimental results show a performance improvement, that allow us to present these new topologies as better alternative to classical topologies.

[1]  Javier Navaridas,et al.  Twisted Torus Topologies for Enhanced Interconnection Networks , 2010, IEEE Transactions on Parallel and Distributed Systems.

[2]  A. Fujimura,et al.  A diagonal-interconnect architecture and its application to RISC core design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  Henry Hoffmann,et al.  On-Chip Interconnection Architecture of the Tile Processor , 2007, IEEE Micro.

[4]  K. Wendy Tang,et al.  Diagonal and Toroidal Mesh Networks , 1994, IEEE Trans. Computers.

[5]  José Miguel-Alonso,et al.  INSEE: An Interconnection Network Simulation and Evaluation Environment , 2005, Euro-Par.

[6]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jean Vuillemin,et al.  A reconfigurable arithmetic array for multimedia applications , 1999, FPGA '99.

[8]  Kang G. Shin,et al.  A distributed I/O architecture for HARTS , 1990, ISCA '90.

[9]  Ramón Beivide,et al.  Graph-based metrics over QAM constellations , 2008, 2008 IEEE International Symposium on Information Theory.

[10]  Cruz Izu,et al.  The Adaptive Bubble Router , 2001, J. Parallel Distributed Comput..

[11]  William J. Dally,et al.  The BlackWidow High-Radix Clos Network , 2006, 33rd International Symposium on Computer Architecture (ISCA'06).

[12]  William J. Dally,et al.  Technology-Driven, Highly-Scalable Dragonfly Topology , 2008, 2008 International Symposium on Computer Architecture.

[13]  Iiro S. Honkala,et al.  Codes for Identification in the King Lattice , 2003, Graphs Comb..

[14]  William J. Dally,et al.  Flattened Butterfly Topology for On-Chip Networks , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[15]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[16]  Leslie G. Valiant,et al.  A Scheme for Fast Parallel Communication , 1982, SIAM J. Comput..