Performance analysis of CSA using BEC and FZF logic with optimized full adder cell

This paper shows the implementation and comparison of Carry Select Adder (CSA) using BEC (Binary Excess one Converter) and First Zero Finding (FZF) logic implementation techniques with optimization of the Full Adder (FA) cell by minimize number of transistors. The results have been analyzed and compared for implementation of both the above logic styles for 28T, 10T and 8T FA cells where as keeping all other basic cells used for implementation of BEC and FZF based CSA same for all three of adder cells. The analysis shows that the CSA using FZF logic is better in terms of power consumption and Power Delay Product (PDP) for all three FA cells however BEC based CSA proves to be better in terms of number of transistors used to implement the overall circuit. All the designs are implemented 1.8Volt power supply and 180nm CMOS process technology in Cadence Virtuoso environment.

[1]  S. P. Pandey,et al.  Comparative analysis of 10T and 14T full adder at 45nm technology , 2012, 2012 2nd IEEE International Conference on Parallel, Distributed and Grid Computing.

[2]  K. Saranya.  Low Power and Area-Efficient Carry Select Adder , 2013 .

[3]  Ieee Circuits,et al.  IEEE Transactions on Very Large Scale Integration (VLSI) Systems , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Rajkumar Sarma,et al.  Comparative analysis of carry select adder using 8T and 10T full adder cells , 2014, 2014 International Conference on Communication and Signal Processing.

[5]  Tripti Sharma,et al.  Array Multiplier using pMOS based 3T XOR Cell , 2012 .

[6]  U. Sajesh Kumar,et al.  Design and implementation of Carry Select Adder without using multiplexers , 2012, 2012 1st International Conference on Emerging Technology Trends in Electronics, Communication & Networking.

[7]  Jyotirmoy Pathak,et al.  A review paper on 3-T Xor cells and 8-T adder design in Cadence 180nm , 2014, International Conference for Convergence for Technology-2014.

[8]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[9]  R Hemima.,et al.  Design of 4 bit low power carry select adder , 2011, 2011 International Conference on Signal Processing, Communication, Computing and Networking Technologies.