Reconfigurable Efficient Design of Viterbi Decoder for Wireless Communication Systems

Viterbi Decoders are employed in digital wireless communication systems to decode the convolution codes which are the forward correction codes. These decoders are quite complex and dissipate large amount of power. With the proliferation of battery powered devices such as cellular phones and laptop computers, power dissipation, along with speed and area, is a major concern in VLSI design. In this paper, a low power and high speed viterbi decoder has been designed. The proposed design has been designed using Matlab, synthesized using Xilinx Synthesis Tool and implemented on Xilinx Virtex-II Pro based XC2vpx30 FPGA device. The results show that the proposed design can operate at an estimated frequency of 62.6 MHz by consuming fewer resources on target device.

[1]  Naresh R. Shanbhag,et al.  Low-power pre-decoding based viterbi decoder for tail-biting convolutional codes , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[2]  Naresh R. Shanbhag,et al.  Error-Resilient Low-Power Viterbi Decoder Architectures , 2009, IEEE Transactions on Signal Processing.

[3]  Shengli Fu,et al.  Hardware-efficient encryption encoder and decoder unit , 2008, MILCOM 2008 - 2008 IEEE Military Communications Conference.

[4]  Yi-Ming Lin,et al.  An efficient VLSI architecture for convolutional code decoding , 2010, 2010 International Symposium on Next Generation Electronics.

[5]  Khaled Ali Shehata,et al.  FPGA implementation of a configurable viterbi decoder for software radio receiver , 2009, 2009 IEEE AUTOTESTCON.

[6]  Xing Zhang,et al.  Design technique of Viterbi decoder in satellite communication , 2007 .

[7]  Dong-Sun Kim,et al.  Power efficient Viterbi decoder based on pre-computation technique for portable digital multimedia broadcasting receiver , 2007, IEEE Transactions on Consumer Electronics.

[8]  Wei Shao,et al.  Pre-processing of convolutional codes for reducing decoding power consumption , 2008, 2008 IEEE International Conference on Acoustics, Speech and Signal Processing.

[9]  Juanjo Noguera,et al.  Power Reduction in Network Equipment Through Adaptive Partial Reconfiguration , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[10]  Khaled Shehata,et al.  Design and Implementation of Low-Power Viterbi Decoder for Software-Defined WiMAX Receiver , 2009 .

[11]  Alan N. Willson,et al.  An Energy-efficient Reconfigurable Viterbi Decoder on a Programmable Multiprocessor , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[12]  Zhongfeng Wang,et al.  A fast ACSU architecture for Viterbi decoder using T-algorithm , 2009, 2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers.

[13]  Tong Zhang,et al.  Low-Power State-Parallel Relaxed Adaptive Viterbi Decoder , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.