Statistical evaluation for anomalous SILC of tunnel oxide using integrated array TEG

We propose a new test-element-group (TEG) in order to study anomalous stress-induced leakage current (SILC) of tunnel oxide, which is a problem for flash memory reliability. Using this TEG, gate current through the tunnel oxide in the order of 10-16 A can be measured for about 1,000,000 transistors within 4 minutes. The behavior of anomalous SILC when Fowler-Nordheim (FN) electron tunneling stress is applied or measurement temperature is changed was investigated. It was detected that the anomalous SILC appears or disappears by applying stress and it was annealed out at high temperature measurement, as observed in flash memory cells. This TEG can be fabricated by simple processes, and its peripheral circuits are simple structures, so the tunnel dielectric can be changed drastically. We consider that using this TEG for the development of tunnel dielectric can lead to clarifying the origin of anomalous SILC, and promote the downscaling of tunnel dielectric thickness.

[1]  S. Takagi,et al.  A new I-V model for stress-induced leakage current including inelastic tunneling , 1999 .

[2]  H. Hazama,et al.  Non-uniform current flow through thin oxide after Fowler-Nordheim current stress , 1996, Proceedings of International Reliability Physics Symposium.

[3]  T. Nakamura,et al.  Impact of nitridation engineering on microscopic SILC characteristics of sub-10-nm tunnel dielectrics , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  Bruno Ricco,et al.  Modeling and simulation of stress-induced leakage current in ultrathin SiO/sub 2/ films , 1998 .

[5]  C. Hu,et al.  Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  Tadahiro Ohmi,et al.  Very Low Bit Error Rate in Flash Memory using Tunnel Dielectrics formed by Kr/O2/NO Plasma Oxynitridation , 2006 .

[7]  H. Kameyama,et al.  A new data retention mechanism after endurance stress on flash memory , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[8]  A. Brand,et al.  Novel read disturb failure mechanism induced by FLASH cycling , 1993, 31st Annual Proceedings Reliability Physics 1993.

[9]  D. J. Dumin,et al.  Correlation of stress-induced leakage current in thin oxides with trap generation inside the oxides , 1993 .

[10]  T. Lewis,et al.  Flash EPROM disturb mechanisms , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.

[11]  Shinichi Takagi,et al.  Experimental evidence of inelastic tunneling in stress-induced leakage current , 1999 .

[12]  Kenji Taniguchi,et al.  Electrical stress-induced variable range hopping conduction in ultrathin silicon dioxides , 1997 .

[13]  M. Wada,et al.  Stress induced leakage current limiting to scale down EEPROM tunnel oxide thickness , 1988, Technical Digest., International Electron Devices Meeting.

[14]  Andrea L. Lacaita,et al.  A statistical model for SILC in flash memories , 2002 .

[15]  Katsuhiko Kubota,et al.  Detailed observation of small leak current in flash memories with thin tunnel oxides , 1998, ICMTS 1998. Proceedings of 1998 International Conference on Microelectronic Test Structures (Cat. No.98CH36157).

[16]  Excess currents induced by hot-hole injection and F-N stress in thin SiO/sub 2/ films [flash memories] , 1996, Proceedings of International Reliability Physics Symposium.