Communication Network Reconfiguration Overhead Optimization in Programmable Processor Array Architectures
暂无分享,去创建一个
Jürgen Teich | Krzysztof Kuchcinski | Frank Hannig | Christophe Wolinski | K. Kuchcinski | J. Teich | Frank Hannig | C. Wolinski
[1] Axel Jantsch,et al. Network on Chip : An architecture for billion transistor era , 2000 .
[2] Krzysztof Kuchcinski,et al. Constraints-driven scheduling and resource assignment , 2003, TODE.
[3] Jürgen Teich,et al. Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals , 2004, Proceedings. 15th IEEE International Conference on Application-Specific Systems, Architectures and Processors, 2004..
[4] Jürgen Teich,et al. A Dynamic NoC Approach for Communication in Reconfigurable Devices , 2004, FPL.
[5] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[6] Jürgen Teich,et al. Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices , 2004, FPL.
[7] Jürgen Teich,et al. A highly parameterizable parallel processor array architecture , 2006, 2006 IEEE International Conference on Field Programmable Technology.
[8] Jürgen Teich,et al. DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..
[9] Jürgen Teich,et al. A practical approach for circuit routing on dynamic reconfigurable devices , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).