Logic synthesis for manufacturability considering regularity and lithography printability

This paper presents a novel yield model for integrated circuits manufacturing, considering lithography printability problems as a source of yield loss. The use of regular layouts can improve the printability of IC layouts, but it results in a significant area overhead by introducing regularity. To the best of our knowledge, this is the first approach that considers the tradeoff of cells with different levels of regularity and different area overheads during the logic synthesis, in order to improve overall design yield. A technology remapping tool with such yield model as cost function is proposed and implemented and interesting results are presented.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  Logic synthesis for manufacturability , 2004, IEEE Design & Test of Computers.

[2]  Sergio Gómez,et al.  Lithography Aware Regular Cell Design Based on a Predictive Technology Model , 2010, J. Low Power Electron..

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Synthesis for manufacturability: a sanity check , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  Robert C. Aitken,et al.  DFM metrics for standard cells , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[5]  Andrew B. Kahng,et al.  Nano-CMOS Design for Manufacturability: Robust Circuit and Physical Design for Sub-65nm Technology Nodes , 2008 .

[6]  David Blaauw,et al.  Statistical technology mapping for parametric yield , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[7]  Fedor G. Pikus,et al.  High performance lithographic hotspot detection using hierarchically refined machine learning , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[8]  Malgorzata Marek-Sadowska,et al.  Detecting context sensitive hot spots in standard cell libraries , 2009, Advanced Lithography.

[9]  Thomas Waas,et al.  AFFCCA: a tool for critical area analysis with circular defects and lithography deformed layout , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[10]  J. Khare,et al.  Manufacturability analysis of standard cell libraries , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[11]  Andrzej J. Strojwas,et al.  Design methodology for IC manufacturability based on regular logic-bricks , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[12]  Jitendra Khare,et al.  Manufacturability and testability oriented synthesis , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[13]  Mayler G. A. Martins,et al.  KL-cut based digital circuit remapping , 2012, NORCHIP 2012.

[14]  Savithri Sundareswaran,et al.  A sensitivity-aware methodology to improve cell layouts for DFM guidelines , 2011, 2011 12th International Symposium on Quality Electronic Design.

[15]  Qing Su,et al.  An IC manufacturing yield model considering intra-die variations , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.