A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array

The authors have developed an ECL (emitter-coupled logic) 64-kb RAM with 3680-gate logic gate array LSI using bipolar technology. The address access time is 1.4 ns (typical), clock access time is 1.8 ns (typical), and the propagation delay of the logic rate is 85 ps. The chip is 13.5 mm2 in area and packaged in a 462-pin grid array

[1]  S. Aihara,et al.  An ECL 2.8ns 16K RAM with 1.2K logic gate array , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  H. Goto,et al.  A sub-40 ps ECL circuit at a switching current of 1.28 MA , 1987, 1987 International Electron Devices Meeting.