Analyzing and improving delay defect tolerance in pipelined combinational circuits

In this paper, we consider the problems of identification of delay-fault-sensitive components in a pipelined combinational circuit, and of circuit modification to improve the circuit's tolerance of delay faults. The results assume purely combinational logic, and fixed gate delays calculated under floating delay mode.

[1]  Jon C. Muzio,et al.  Randomized algorithms in path sensitization for circuit optimization and delay fault tolerance , 1995 .

[2]  Wen-Ben Jone,et al.  Timing optimization by gate resizing and critical path identification , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Wing Ning.  Strongly NP-hard discrete gate-sizing problems , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  D.M.H. Walker.  Tolerance of delay faults , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[5]  John F. Wakerly,et al.  Digital design - principles and practices , 1990, Prentice Hall Series in computer engineering.

[6]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: practice , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Andrew Lim,et al.  The role of long and short paths in circuit performance optimization , 1992, DAC '92.

[8]  Robert K. Brayton,et al.  Timing analysis and delay-fault test generation using path-recursive functions , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[9]  Jacob A. Abraham,et al.  VIPER: An Efficient Vigorously Sensitizable Path Extractor , 1993, 30th ACM/IEEE Design Automation Conference.

[10]  Jyuo-Min Shyu,et al.  A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem , 1993, 30th ACM/IEEE Design Automation Conference.

[11]  Wing Ning Li,et al.  Strongly NP-hard discrete gate sizing problems , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[12]  M. Ray Mercer,et al.  A method of delay fault test generation , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.