A Structural Approach for Transistor Circuit Synthesis

This paper presents a structural approach for synthesizing arbitrary multi-output multi-stage static CMOS circuits at the transistor level, targeting the reduction of transistor counts. To make the problem tractable, the solution space is restricted to the circuit structures which can be obtained by performing algebraic transformations on an arbitrary prime-and-irredundant two-level circuit. The proposed algorithm is guaranteed to find the optimal solution within the solution space. The circuit structures are implicitly enumerated via structural transformations on a single graph structure, then a dynamic-programming based algorithm efficiently finds the minimum solution among them. Experimental results on a benchmark suite targeting standard cell implementations demonstrate the feasibility and effectiveness of the proposed approach. We also demonstrated the efficiency of the proposed algorithm by a numerical analysis on randomly-generated problems.

[1]  Gregory A. Northrop,et al.  A semi-custom design flow in high-performance microprocessor design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Srilata Raman,et al.  CELLERITY: a fully automatic layout synthesis system for standard cell libraries , 1997, DAC.

[3]  Jacob A. Abraham,et al.  Transistor level synthesis for static CMOS combinational circuits , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[4]  Kunihiro Asada,et al.  MOSYN: a MOS circuit synthesis program employing 3-way decomposition and reduction based on seven-valued logic , 1990 .

[5]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[7]  Vamsi Boppana,et al.  Design Optimization with Automated Flex-Cell Creation , 2004 .

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Logic synthesis for large pass transistor circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  Rajendran Panda,et al.  Library-less synthesis for static CMOS combinational logic circuits , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[10]  Eugene L. Lawler,et al.  An Approach to Multilevel Boolean Minimization , 1964, JACM.

[11]  Yosinori Watanabe,et al.  Logic decomposition during technology mapping , 1995, ICCAD.

[12]  Naresh Soni,et al.  The iCOREtm 520 MHz synthesizable CPU core , 2002, DAC '02.

[13]  Migration: a new technique to improve synthesized designs through incremental customization , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[15]  Jens Vygen,et al.  The Book Review Column1 , 2020, SIGACT News.