A low-noise high-efficient buck converter with noise-shaping technique

In this paper, a buck converter is designed with a noise-shaping technique to reduce noise and uses synchronous rectification to increase power efficiency. The measured results show the peak noise level less than -84.5dBm at 2MHz and achieve 85% to 93.5% power efficiency with output voltage between 1.8V to 2.5V and a load current range from 50mA to 200mA. The buck converter is fabricated with TSMC 0.35μm CMOS DPQM process. The chip area is 1.417mm*1.239 mm.

[1]  Peng Xu,et al.  A novel current-sharing control technique for low-voltage high-current voltage regulator module applications , 2000 .

[2]  Chien-Hung Tsai,et al.  An integrated sigma-delta noise-shaped buck converter , 2009, 2009 International Conference on Power Electronics and Drive Systems (PEDS).

[3]  Ayman A. Fayed,et al.  Spurious-noise-free buck regulator for direct powering of analog/RF loads using PWM control with random frequency hopping and random phase chopping , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Ayman A. Fayed,et al.  A Buck Converter With Reduced Output Spurs Using Asynchronous Frequency Hopping , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Pavan Kumar Hanumolu,et al.  Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  G.C. Temes,et al.  A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators , 2005, IEEE Journal of Solid-State Circuits.

[7]  Terri S. Fiez,et al.  A noise-shaped switching power supply using a delta-sigma modulator , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Gunhee Han,et al.  A Low Power Sigma-Delta Modulator Using Class-C Inverter , 2007, 2007 IEEE Symposium on VLSI Circuits.