Notice of RetractionReliability optimized CMOS gates

Redundancy at the device/transistor-level has been proposed as the most effective way to improve reliability (as early as 1956). With the exceptional reliability of the CMOS transistors the semiconductor industry was able to fabricate, research on device-level redundancy has dragged for several decades. However, with the increasing sensitivities to noise (both intrinsic and extrinsic) and variations (due to the massive scaling) of CMOS transistors, interest on device-level redundancy has been reviving during the last decade. In this paper we investigate transistor sizing as a method that can significantly reduce the probability of failure due to threshold voltage variations, while having almost no impact on the area. For a given reliability target, we try to identify several transistor sizing combinations for optimizing the trade-off between reliability and the traditional power-area-delay optimization parameters. The simulation results will show that adjusting the sizing of the nMOS and pMOS transistors can have dramatical effects on reliability (e.g., improving the reliability of classical NOR-2 gates by more than five orders of magnitude while also reducing the occupied area by about 10%).

[1]  S. Roy,et al.  Multiplexing schemes for cost-effective fault-tolerance , 2004, 4th IEEE Conference on Nanotechnology, 2004..

[2]  A. S. Sadek,et al.  Parallel information and computation with restitution for noise-tolerant nanoscale logic networks , 2003 .

[3]  S. Roy,et al.  Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures , 2005, IEEE Transactions on Nanotechnology.

[4]  A. Asenov,et al.  Accurate Statistical Description of Random Dopant-Induced Threshold Voltage Variability , 2008, IEEE Electron Device Letters.

[5]  Walid Ibrahim,et al.  Low-power and highly reliable logic gates transistor-level optimizations , 2010, 10th IEEE International Conference on Nanotechnology.

[6]  Claude E. Shannon,et al.  Reliable Circuits Using Less Reliable Relays , 1956 .

[7]  Valeriu Beiu,et al.  Using Bayesian Networks to Accurately Calculate the Reliability of Complementary Metal Oxide Semiconductor Gates , 2011, IEEE Transactions on Reliability.

[8]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[9]  V. Beiu,et al.  Devices and Input Vectors are Shaping von Neumann Multiplexing , 2011, IEEE Transactions on Nanotechnology.

[10]  A. Asenov,et al.  Understanding LER-induced statistical variability: A 35,000 sample 3D simulation study , 2009, 2009 Proceedings of the European Solid State Device Research Conference.

[11]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[12]  Chih-Hong Hwang,et al.  Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits , 2008, ICCAD 2008.