A low-power, compact size millimeter-wave two-stage current-reused low noise amplifier in 90-nm CMOS technology

This paper presents a millimeter-wave (MMW) two-stage low noise amplifier (LNA) that adopts a current-reused topology to reduce the power consumption. The designed current-reused LNA comprises two stacked common source (CS) amplifiers with the same dc current for each stage to enhance the power gain. The proposed LNA is fabricated in tsmcTM 90-nm RF CMOS technology that achieves a peak S21 gain of 12 dB, a noise figure (NF) of 6.9 dB, an input third-intercept point (IIP3) of -4.1 dBm at 51 GHz under DC power of 7.7 mW from a 1.4 V supply voltage. The proposed LNA with transmission line (TL) inductors yields a compact chip size of only 0.37 mm2 and thus the calculated figure-of-merit (FoM) is up to 5.24 at 51 GHz.

[1]  Tzuen-Hsi Huang,et al.  Low-Power, High-Gain V-Band CMOS Low Noise Amplifier for Microwave Radiometer Applications , 2011, IEEE Microwave and Wireless Components Letters.

[2]  Mikko Kärkkäinen,et al.  Millimeter-Wave Integrated Circuits in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[3]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[4]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[5]  Huey-Ru Chuang,et al.  Design of a 0.13-µm V-band millimeter-wave CMOS low-noise amplifier and measurement methodology , 2008, 2008 Asia-Pacific Microwave Conference.

[7]  K. Soumyanath,et al.  A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[8]  Huei Wang,et al.  A Miniature V-band 3-Stage Cascode LNA in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.