The AMchip04 and the processing unit prototype for the FastTracker

Modern experiments search for extremely rare processes hidden in much larger background levels. As the experiment`s complexity, the accelerator backgrounds and luminosity increase we need increasingly complex and exclusive event selection. We present the first prototype of a new Processing Unit (PU), the core of the FastTracker processor (FTK). FTK is a real time tracking device for the ATLAS experiment`s trigger upgrade. The computing power of the PU is such that a few hundred of them will be able to reconstruct all the tracks with transverse momentum above 1 GeV/c in ATLAS events up to Phase II instantaneous luminosities (3 × 1034 cm−2 s−1) with an event input rate of 100 kHz and a latency below a hundred microseconds. The PU provides massive computing power to minimize the online execution time of complex tracking algorithms. The time consuming pattern recognition problem, generally referred to as the ``combinatorial challenge'', is solved by the Associative Memory (AM) technology exploiting parallelism to the maximum extent; it compares the event to all pre-calculated ``expectations'' or ``patterns'' (pattern matching) simultaneously, looking for candidate tracks called ``roads''. This approach reduces to a linear behavior the typical exponential complexity of the CPU based algorithms. Pattern recognition is completed by the time data are loaded into the AM devices. We report on the design of the first Processing Unit prototypes. The design had to address the most challenging aspects of this technology: a huge number of detector clusters (``hits'') must be distributed at high rate with very large fan-out to all patterns (10 Million patterns will be located on 128 chips placed on a single board) and a huge number of roads must be collected and sent back to the FTK post-pattern-recognition functions. A network of high speed serial links is used to solve the data distribution problem.

[1]  W. H. Smith,et al.  Triggering at LHC experiments , 2002 .

[2]  A. Todri,et al.  The Fast Track real time processor and its impact on muon isolation, tau and b-jet online selections at ATLAS , 2010, 2010 17th IEEE-NPSS Real Time Conference.

[3]  P. Giannetti,et al.  The AM++ board for the silicon vertex tracker upgrade at CDF , 2005, IEEE Nuclear Science Symposium Conference Record, 2005.

[4]  A. Bocci,et al.  Performance of the ATLAS Detector using First Collision Data , 2010, 1005.5254.

[5]  A. Annovi,et al.  Associative memory design for the fast track processor (FTK) at ATLAS , 2010, 2011 IEEE Nuclear Science Symposium Conference Record.

[6]  M. L. Ferrer,et al.  Expected Performance of the ATLAS Experiment - Detector, Trigger and Physics , 2008, 0901.0512.

[7]  P. Giannetti,et al.  The associative memory for the self-triggered SLIM5 silicon telescope , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.