Flexible LDPC decoder architecture for high-throughput applications

In this paper, we present a flexible high-throughput LDPC decoder architecture that can support different code rates and block sizes in wireless applications such as IEEE 802.11n, IEEE 802.16e, and IEEE 802.15.3c standards. Several flexible LDPC decoders have been presented in the literature but their throughput (less than 640 Mbps) is limited due to block-serial scheduling of the decoding computations. The proposed architecture is based on a block-parallel scheduling scheme using a layered decoding method. To achieve higher throughput, check node-based processes are implemented in a fully parallel architecture and the memory is partitioned into a number of banks. System flexibility is achieved by allowing the check node-based units and the memory banks to be configured according to the code rate and block size of the LDPC code of interest.

[1]  S. Litsyn,et al.  An efficient message-passing schedule for LDPC decoding , 2004, 2004 23rd IEEE Convention of Electrical and Electronics Engineers in Israel.

[2]  Tong Zhang,et al.  Block-LDPC: a practical LDPC coding system design approach , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[3]  Luca Fanucci,et al.  A minimum-latency block-serial architecture of a decoder for IEEE 802.11n LDPC codes , 2007, 2007 IFIP International Conference on Very Large Scale Integration.

[4]  V. Benes.  Optimal rearrangeable multistage connecting networks , 1964 .

[5]  Vishwas Sundaramurthy,et al.  Pipelined Block-Serial Decoder Architecture for Structured Ldpc Codes , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[6]  Hui Jin,et al.  Block Error Iterative Decoding Capacity for LDPC Codes , 2005, Proceedings. International Symposium on Information Theory, 2005. ISIT 2005..

[7]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[8]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Luca Fanucci,et al.  Low-Complexity Architectures of a Decoder for IEEE 802.16e LDPC Codes , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[10]  Gerald E. Sobelman,et al.  Adaptive quantization in min-sum based irregular LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[11]  Thomas J. Richardson,et al.  Methods and apparatus for decoding LDPC , 2002 .