Educational Simulation of the RiSC Processor

In the context of courses related to "Architecture of microprocessors", our educational objective is to make students understand the intern al dynamic mechanism of processors. Since internal measurements are not possible on such devices, simulation is the only way. Hence, we have develope d our own innovating simulator with a specific focus on s tudent interactivity. We have chosen the RiSC16 processor because it is simple but complete and has been desi gned for educational purposes. The simulator we propose offers different opportunities. It allows the user to define its own programs in assembly language and to see graphically the corresponding internal dynamic behaviour of the processor (interactivity). Secondl y, the visualization of the architecture of the RiSC16 is enhanced by the use of colours which change depending on the activity of the different blocks. Thirdly, s tepping instruction by instruction allows the user to visua lize the evolution of the content of memories and registers. Furthermore, the Java language has been chosen to implement our simulator. The modularity of this language makes it easy to adapt to other processors and let several perspectives open. The simulator has be en tested in real laboratory conditions and showed to be quite helpful for the students.