Verifying Functional Behaviors of Automotive Products in EAST-ADL2 Using UPPAAL-PORT

We study the use of formal modeling and verification techniques at an early stage in the development of safety-critical automotive products which are originally described in the domain specific architectural language EAST-ADL2. This architectural language only focuses on the structural definition of functional blocks. However, the behavior inside each functional block is not specified and that limits formal modeling and analysis of systems behaviors as well as efficient verification of safety properties. In this paper, we tackle this problem by proposing one modeling approach, which formally captures the behavioral execution inside each functional block and their interactions, and helps to improve the formal modeling and verification capability of EAST-ADL2: the behavior of each elementary function of EAST-ADL2 is specified in UPPAAL Timed Automata. The formal syntax and semantics are defined in order to specify the behavior model inside EAST-ADL2 and their interactions. A composition of the functional behaviors is considered a network of Timed Automata that enables us to verify behaviors of the entire system using the UPPAAL model checker. The method has been demonstrated by verifying the safety of the Brake-by-wire system design.

[1]  Alan Bundy,et al.  Constructing Induction Rules for Deductive Synthesis Proofs , 2006, CLASE.

[2]  Lei Feng,et al.  Verifying system behaviors in EAST-ADL2 with the SPIN model checker , 2010, 2010 IEEE International Conference on Mechatronics and Automation.

[3]  John Håkansson,et al.  Component-Based Design and Analysis of Embedded Systems with UPPAAL PORT , 2008, ATVA.

[4]  Rolf Johansson,et al.  Model-Based Safety Engineering of Interdependent Functions in Automotive Vehicles Using EAST-ADL2 , 2010, SAFECOMP.

[5]  Klaus Grimm.  Software technology in an automotive company - major challenges , 2003, 25th International Conference on Software Engineering, 2003. Proceedings..

[6]  Ivar Jacobson,et al.  Unified Modeling Language User Guide, The (2nd Edition) (Addison-Wesley Object Technology Series) , 2005 .

[7]  David Clark,et al.  Safety and Security Analysis of Object-Oriented Models , 2002, SAFECOMP.

[8]  John Håkansson.  Design and Verification of Component Based Real-Time Systems , 2009 .

[9]  Krishnendu Chatterjee,et al.  Proceedings of the 8th international conference on Formal modeling and analysis of timed systems , 2010 .

[10]  Rajeev Alur,et al.  A Temporal Logic of Nested Calls and Returns , 2004, TACAS.

[11]  Kim G. Larsen,et al.  Timed I/O automata: a complete specification theory for real-time systems , 2010, HSCC '10.

[12]  Mohamed Nassim Seghir,et al.  A Lightweight Approach for Loop Summarization , 2011, ATVA.

[13]  Oded Maler,et al.  Hybrid and Real-Time Systems , 1997 .

[14]  Eun-Young Kang,et al.  Bridging the Semantic Gap between Abstract Models of Embedded Systems , 2010, CBSE.

[15]  Pierre-Yves Schobbens,et al.  Memory Event Clocks , 2010, FORMATS.

[16]  Pierre-Yves Schobbens,et al.  State Clock Logic: A Decidable Real-Time Logic , 1997, HART.

[17]  Wang Yi,et al.  Formal Design and Analysis of a Gear Controller , 1998, TACAS.

[18]  Alberto L. Sangiovanni-Vincentelli,et al.  Embedded System Design for Automotive Applications , 2007, Computer.

[19]  Wang Yi,et al.  Formal design and analysis of a gear controller , 1998, International Journal on Software Tools for Technology Transfer.

[20]  John Håkansson,et al.  SaveCCM: An Analysable Component Model for Real-Time Systems , 2006, FACS.

[21]  Séverine Sentilles,et al.  Save-IDE: An Integrated Development Environment for Building Predictable Component-Based Embedded Systems , 2008, 2008 23rd IEEE/ACM International Conference on Automated Software Engineering.

[22]  Jirí Srba,et al.  Comparing the Expressiveness of Timed Automata and Timed Extensions of Petri Nets , 2008, FORMATS.