A floating RESURF (FRESURF) LD-MOSFET device concept

This letter reports a novel device concept, which is an extension of the conventional reduced surface field (RESURF) concept. A heavily doped n-type floating region is introduced into the conventional device structure which allows the breakdown capability of the device to be increased significantly while at the same time making it high-side capable. This floating RESURF (FRESURF) device concept allows the realization of significantly higher breakdown voltage in a thin epitaxy based power integrated circuit (IC) technology. A FRESURF lateral double-diffused power MOS transistor is designed, fabricated and reported for the first time with breakdown voltages as high as 90 V as opposed to 55 V obtained from conventional device sharing same process and drift region doping.

[1]  Alessandro Moscatelli,et al.  LDMOS implementation in a 0.35 /spl mu/m BCD technology (BCD6) , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[2]  T. Terashima,et al.  Multi-voltage device integration technique for 0.5 /spl mu/m BiCMOS and DMOS process , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[3]  Ronghua Zhu,et al.  A 0.35 /spl mu/m CMOS based smart power technology for 7 V-50 V applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[4]  H.G.A. Huizing,et al.  A-BCD: An economic 100 V RESURF silicon-on-insulator BCD technology for consumer and automotive applications , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[5]  Ronghua Zhu,et al.  A 65 V, 0.56 m/spl Omega/.cm/sup 2/ Resurf LDMOS in a 0.35 /spl mu/m CMOS process , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[6]  V. Parthasarathy,et al.  SOA improvement by a double RESURF LDMOS technique in a power IC technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[7]  Ronghua Zhu,et al.  Implementation of high-side, high-voltage RESURF LDMOS in a sub-half micron smart power technology , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[8]  V. Parthasarathy,et al.  A double RESURF LDMOS with drain profile engineering for improved ESD robustness , 2002, IEEE Electron Device Letters.