A Design Method for AND-OR-EXOR Three-Level Networks

This paper presents a design method of AND-OREXOR three-level networks, where single two-input EXOR gate is used for each output. The network realizes an EXOR of two sum-of-products expressions (EX-SOP): F1 F2, where F1 and F2 are sum-ofproducts expressions (SOPs). The problem is to minimize the total number of di erent products in F1 and F2. A heuristic optimization algorithm is presented, and the experimental results are shown. The algorithm uses output phase optimized SOPs and ESOPs (exclusive-or sum-of-products) as inputs.

[1]  D. M. Miller,et al.  Upper bound on number of products in AND-OR-XOR expansion of logic functions , 1995 .

[2]  Tsutomu Sasao,et al.  Minimization of AND-EXOR Expressions Using Rewrite Rules , 1993, IEEE Trans. Computers.

[3]  Chin-Long Wey,et al.  An efficient output phase assignment for PLA minimization , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Arnold Weinberger.  High-Speed Programmable Logic Array Adders , 1979, IBM J. Res. Dev..

[5]  Daniel L. Ostapko,et al.  MINI: A Heuristic Approach for Logic Minimization , 1974, IBM J. Res. Dev..

[6]  Tsutomu Sasao.  EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued-input two-valued-output functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  N. S. Barnett,et al.  Private communication , 1969 .

[8]  Tsutomu Sasao,et al.  Logic Synthesis and Optimization , 1997 .

[9]  Leon I. Maissel,et al.  An Introduction to Array Logic , 1975, IBM J. Res. Dev..

[10]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Robert K. Brayton,et al.  Three-level decomposition with application to PLDs , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[12]  Marek A. Perkowski,et al.  EXORCISM-MV-2: minimization of exclusive sum of products expressions for multiple-valued input incompletely specified functions , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[13]  Tsutomu Sasao,et al.  On the complexity of mod-2l sum PLA's , 1990 .

[14]  Tsutomu Sasao,et al.  Input Variable Assignment and Output Phase Optimization of PLA's , 1984, IEEE Transactions on Computers.

[15]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[16]  Marek A. Perkowski,et al.  A fast algorithm to minimize multi-output mixed-polarity generalized Reed-Muller forms , 1988, DAC '88.

[17]  Martin S. Schmokler.  Design of Large ALUs Using Multiple PLA Macros , 1980, IBM J. Res. Dev..