Design of an embedded RF signal generator for BIST application

This paper presents the design of an RF test signal generator for a Built-In-Self-Test (BIST) application. This embedded generator is the most sensitive part of a new BIST architecture which basically, consists of integrating an RF generator at the RF Front End input and an RMS detector at the IF side on chip at lowest cost. The proposed BIST cell targets a direct low cost measurement of the gain and the input 1dB compression point (CP1) of a K-band satellite reception chain (18.2 GHz - 22 GHz). The BIST generator, designed in a BiCMOS process, consumes 10 mA. Its power range is equal to 17 dB [-45 dBm; -28 dBm] and its frequency varies from 17.5 GHz to 23.1 GHz. This BIST circuit provides new perspectives in terms of production test strategy, cost reduction and measurement accuracy for mm-wave integrated circuits.

[1]  J. Melai,et al.  BiCMOS technology improvements for microwave application , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[2]  Waleed Khalil,et al.  Millimeter-wave BiST and BiSC using a high-definition sub-ranged detector in 90nm CMOS , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[3]  A.A. Abidi,et al.  Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.

[4]  Willy Sansen,et al.  Distortion in bipolar transistor variable-gain amplifiers , 1973 .

[5]  Sarveswara Tammali.  Industrial practices of test cost reduction: Perspective, current design practices , 2010, VTS.

[6]  Luigi Carro,et al.  An Improved RF Loopback for Test Time Reduction , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  John Ferrario,et al.  Architecting millisecond test solutions for wireless phone RFICs , 2002, Proceedings. International Test Conference.

[8]  John Ferrario,et al.  Architecting millisecond test solutions for wireless phone RIFIC's , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Sidina Wane,et al.  Two Complementary Methods for Parasitic Coupling Reduction within MMIC's , 2010, 2010 Third International Conference on Advances in Circuits, Electronics and Micro-electronics.

[10]  Liang-Hung Lu,et al.  A Build-in Self-Test Technique for RF Low-Noise Amplifiers , 2008, IEEE Transactions on Microwave Theory and Techniques.