Design and analysis of adaptive-bandwidth all-digital phase-locked loop

To obtain better locking performance and wider locking range, the adaptive-bandwidth all-digital phase-locked loop (AB-ADPLL) is proposed and designed in the paper. With the AB-ADPLL, the parameters of the digital loop filter can be adaptively adjusted using a parameter estimator in accordance with the input frequency. From the design example given in the context and corresponding simulation results, it is disclosed that the AB-ADPLL outperforms the non-adaptive ADPLL.

[1]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Roland E. Best.  Phase-Locked Loops , 1984 .

[3]  M. Horowitz,et al.  Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[4]  John G. Maneatis.  PLL Based on Self-Biased Techniques , 1996 .

[5]  Jaeha Kim,et al.  Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach , 2003, IEEE Trans. Circuits Syst. II Express Briefs.