A New Architecture of UHF RFID Digital Receiver for SoC Implementation

A new architecture of UHF (ultra high frequency) RFID (radio frequency identification) digital receiver for SoC (system-on-chip) implementation is presented in this paper. For the system requirements, the design uses a unique two-stage correlation algorithm to estimate the frequency of the received data which may have large frequency deviation and also to achieve fast data decoding. Considering the single chip integration, we optimize the implementation for both low hardware cost and quick response. The function of the design is verified through FPGA implementation on Altera StratixII EP2S60 with great performance and its chip design used the SMIC 0.18mum process along with other parts of the UHF RFID interrogator chip.

[1]  R. Hamila,et al.  Effect of frequency offset on carrier phase and symbol timing recovery in digital receivers , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[2]  Gerd Ascheid,et al.  An all digital receiver architecture for bandwidth efficient transmission at high data rates , 1989, IEEE Trans. Commun..

[3]  Martin Fischer,et al.  Fully integrated passive UHF RFID transponder IC with 16.7-μW minimum RF input power , 2003, IEEE J. Solid State Circuits.

[4]  Marco Luise,et al.  Design of an all-digital receiver for narrowband continuous-phase asynchronous CDMA systems , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.