Design of NCL gates with the ASCEnD flow

Silicon technologies advances brought the possibility of integrating billions of transistors in a die. However, as transistors get smaller, some of the aspects that were negligible in previous technologies emerge as difficulties for the design in current and future technology nodes. In this context, fully synchronous circuits are harder to be built, as timing closure constraints become difficult to be met, and the asynchronous paradigm gains interest in the research community for its ability to cope with current technologies issues. AS-CEnD was proposed as a standard cell library for supporting standard-cell based design of asynchronous circuits and comprises a design flow for asynchronous components. This work presents the use of the ASCEnD flow to design NCL gates, which enable design improvement opportunities for some asynchronous templates. A total of 14 different NCL gates were designed at the layout level and had their electrical behavior characterized. As a result, electrical and physical models of these gates are now part of the ASCEnD library.

[1]  Peter A. Beerel,et al.  A Designer's Guide to Asynchronous VLSI , 2010 .

[2]  William B. Toms,et al.  Delay-insensitive, point-to-point interconnect using m-of-n codes , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[3]  Scott A. Brandt,et al.  NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[4]  Alain J. Martin.  The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[5]  Fernando Gehm Moraes,et al.  Impact of C-elements in asynchronous circuits , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[6]  Fernando Gehm Moraes,et al.  Adapting a C-element design flow for low power , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[7]  Matheus T. Moreira,et al.  A 65nm standard cell set and flow dedicated to automated asynchronous circuits design , 2011, 2011 IEEE International SOC Conference.

[8]  Tom Verhoeff,et al.  Delay-insensitive codes — an overview , 1988, Distributed Computing.