论文信息 - DLL-based clock recovery in a PRML channel

DLL-based clock recovery in a PRML channel

A DLL-based clock recovery circuit is designed to eliminate drawbacks of the VCO while maintaining the advantages of a PLL for frequency multiplication and jitter filtering. This design demonstrates that the tracking jitter is 1/20 of that of a PLL for a 1024 times frequency multiplication. The circuits are verified with PRML detectors for BD/DVD at channel bit rates of 264/478 Mb/s.

[1] Stefanos Sidiropoulos,et al. A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[2] Jaeha Kim,et al. Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .

[3] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..