A Path-Oriented Timing-Aware Diagnosis Methodology of At-Speed Transition Tests

Speed path identification is an indispensable step for pushing the design timing wall. We propose a new at-speed diagnosis methodology. Key characteristics of the methodology are (a) path-oriented diagnosis, (b) failing frequency guided, and (d) identified speed paths referenced in the timing verification design database. We demonstrate the effectiveness of our technique on a quad-core AMD Opteron (tm) Processor.

[1]  Jing Zeng,et al.  False timing path identification using ATPG techniques and delay-based information , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[2]  Sandeep K. Gupta,et al.  A new path-oriented effect-cause methodology to diagnose delay failures , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[3]  Nur A. Touba,et al.  A systematic approach for diagnosing multiple delay faults , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[4]  Malgorzata Marek-Sadowska,et al.  Delay-fault diagnosis using timing information , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Malgorzata Marek-Sadowska,et al.  Analysis and methodology for multiple-fault diagnosis , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Akshay Gupta,et al.  Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis , 2006, 2006 IEEE International Test Conference.

[7]  Melvin A. Breuer,et al.  Multiple tests for each gate delay fault: higher coverage and lower test application cost , 2005, IEEE International Conference on Test, 2005..

[8]  Patrick Girard,et al.  Delay-fault diagnosis by critical-path tracing , 1992, IEEE Design & Test of Computers.