GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link

A 4-bit 12-GSample/sec A/D converter (GAD) has been fabricated in a 0.25-/spl mu/m CMOS process to investigate the design of an equalized multi-level link. Clocked differential amplifiers were used to sample the input, followed by high-speed comparators with current-summed offset cancellation. Input bandwidth was measured at 2.5 GHz. Eight 1.5-GSample/sec flash A/D converters were interleaved to achieve the aggregate sample rate.

[1]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[2]  William J. Dally,et al.  A tracking clock recovery receiver for 4-Gbps signaling , 1998, IEEE Micro.

[3]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[4]  Mark Horowitz,et al.  A 2 Gb/s/pin CMOS asymmetric serial link , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[5]  Kamran Azadet,et al.  A mismatch free CMOS dynamic voltage comparator , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[6]  Mau-Chung Frank Chang,et al.  A 6-b, 4 GSa/s GaAs HBT ADC , 1995 .

[7]  Mark Horowitz,et al.  An Equalization Scheme for 10 Gb / s 4-PAM Signaling over Long Cables , 1997 .

[8]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[9]  R. Mactaggart,et al.  A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[10]  A. Yukawa,et al.  A CMOS 8-Bit High-Speed A/D Converter IC , 1984, IEEE Journal of Solid-State Circuits.

[11]  Herschel A. Ainspan,et al.  Single chip 4×500 Mbaud CMOS transceiver , 1996 .

[12]  William J. Dally,et al.  Digital systems engineering , 1998 .

[13]  M. Horowitz,et al.  A 0.6m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997 .

[14]  D. P. Neikirk,et al.  Compact equivalent circuit model for the skin effect , 1996, 1996 IEEE MTT-S International Microwave Symposium Digest.

[15]  Behzad Razavi.  Design of sample-and-hold amplifiers for high-speed low-voltage A/D converters , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[16]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Richard T. Witek,et al.  A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[18]  W.J. Dally,et al.  Transmitter equalization for 4-Gbps signaling , 1997, IEEE Micro.

[19]  M. Shoji,et al.  Elimination of process-dependent clock skew in CMOS VLSI , 1986 .

[20]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[21]  Masoud Salehi,et al.  Communication Systems Engineering , 1994 .

[22]  M. Soyuer,et al.  Single chip 4/spl times/500 Mbaud CMOS transceiver , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.