Interconnect Delay and Power Optimization by Module Duplication for Integration of High Level Synthesis and Floorplan

This article proposes an efficient algorithm by module duplication for integration of high-level synthesis and floorplan to optimize the interconnect delay and power. Module duplication can bring down the interconnect wire length among physical modules, thereby further reducing the interconnect delay and power. With the proper generosity of the area constraint, incremental high-level synthesis and floorplan procedures are proposed to perform iteratively for finding the best place for the duplicated module to be inserted. The key contribution of the algorithm lies in the fact that our designs are 20.8% more interconnect delay-efficient and 12.5% more interconnect power-efficient over the results produced by original design methods

[1]  Vamsi K. Srikantam,et al.  CREAM: combined register and module assignment with floorplanning for low power datapath synthesis , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[2]  Massoud Pedram,et al.  Post-layout timing-driven cell placement using an accurate net length model with movable Steiner points , 2001, ASP-DAC '01.

[3]  D. Helms,et al.  Binding, Allocation and Floorplanning in Low Power High-Level Synthesis , 2003, ICCAD 2003.

[4]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..

[5]  Kiyoung Choi,et al.  High-level synthesis under multi-cycle interconnect delay , 2001, ASP-DAC '01.

[6]  Majid Sarrafzadeh,et al.  Simultaneous scheduling, binding and floorplanning for interconnect power optimization , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[7]  Saraju P. Mohanty,et al.  Simultaneous peak and average power minimization during datapath scheduling , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[8]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[9]  Jason Cong,et al.  An interconnect-centric design flow for nanometer technologies , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[10]  Niraj K. Jha,et al.  Interconnect-aware high-level synthesis for low power , 2002, ICCAD 2002.

[11]  Zhipeng Liu,et al.  Fast and efficiently binding of functional units for low power design , 2005, 2005 6th International Conference on ASIC.

[12]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.