A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits

As planar MOSFETs is approaching its physical scaling limitation, FinFET becomes one of the most promising alternative structure to keep on the industry scaling-down trend for future technology generations of 22 nm and beyond. In this paper, we propose a unified reliability model of Negative Bias Temperature Instability (NBTI) and Hot Carrier Injection (HCI) for double-gate and triple-gate FinFETs, towards a practical reliability assessment method for future FinFETs based circuits. The model is based on the reaction-diffusion theory and extends it such that it covers the FinFET specific geometrical structures. Apart of introducing the reliability model we also investigate the circuit performance degradation due to NBTI and HCI in order to create the premises for its utilization for assessing and monitoring the Integrated Circuits (ICs) aging process. To validate our model we simulated NBTI and HCI degradation and compared the obtained Vth shift prediction with the one evaluated based on experimental data. The simulations suggest that our model characterize the NBTI and HCI process with accuracy and it is computationally efficient, which makes it suitable for utilization in reliability-aware architectures as reliability prediction/assesment kernel for lifetime reliability management mechanisms.

[1]  J. McPherson.  Reliability Physics and Engineering , 2010 .

[2]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[3]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[4]  B. Kaczer,et al.  Reliability issues in MuGFET nanodevices , 2008, 2008 IEEE International Reliability Physics Symposium.

[5]  A. B. Bhattacharyya,et al.  Compact MOSFET Models for VLSI Design , 2009 .

[6]  C.H. Kim,et al.  An Analytical Model for Negative Bias Temperature Instability , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[7]  J. W. McPherson,et al.  Reliability Physics and Engineering: Time-To-Failure Modeling , 2010 .

[8]  Donggun Park,et al.  A study of negative-bias temperature instability of SOI and body-tied FinFETs , 2005, IEEE Electron Device Letters.

[9]  Donggun Park,et al.  Reliability Investigations for Bulk-FinFETs Implementing Partially-Insulating Layer , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[10]  L. Risch,et al.  Pushing CMOS beyond the roadmap , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[11]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[12]  Chenming Hu,et al.  Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and Improvement , 1985, IEEE Journal of Solid-State Circuits.

[13]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[14]  Donggun Park,et al.  Negative bias temperature instability(NBTI) of bulk FinFETs , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[15]  H. Kufluoglu,et al.  A geometrical unification of the theories of NBTI and HCI time-exponents and its implications for ultra-scaled planar and surround-gate MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[16]  M. Ieong,et al.  Investigation of FinFET Devices for 32nm Technologies and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[17]  H. Kufluoglu,et al.  MOSFET degradation due to negative bias temperature instability (NBTI) and hot carrier injection (HCI), and its implications for reliability-aware VLSI design , 2007 .

[18]  M.A. Alam,et al.  Theory of interface-trap-induced NBTI degradation for reduced cross section MOSFETs , 2006, IEEE Transactions on Electron Devices.

[19]  J. Bokor,et al.  Reliability study of CMOS FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[20]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[21]  Chenming Hu,et al.  Sub-20 nm CMOS FinFET technologies , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[22]  Frederic Monsieur,et al.  HCI degradation model based on the diffusion equation including the MVHR model , 2007 .

[23]  Wen-Shiang Liao,et al.  Investigation of Reliability Characteristics in NMOS and PMOS FinFETs , 2008, IEEE Electron Device Letters.