Testing linear and non-linear analog circuits using moment generating functions
暂无分享,去创建一个
[1] B. R. Bannister,et al. Testing mixed signal ASICs through the use of supply current monitoring , 1993, Proceedings ETC 93 Third European Test Conference.
[2] Michal Tadeusiewicz,et al. An efficient method for simulation of multiple catastrophic faults , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[3] Vishwani D. Agrawal,et al. An Information Theoretic Approach to Digital Fault Testing , 1981, IEEE Transactions on Computers.
[4] Yichuang Sun,et al. Fault diagnosis of analog circuits with tolerances using artificial neural networks , 2000, IEEE APCCAS 2000. 2000 IEEE Asia-Pacific Conference on Circuits and Systems. Electronic Communication Systems. (Cat. No.00EX394).
[5] Zhen Guo,et al. Test limitations of parametric faults in analog circuits , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..
[6] Zhen Guo,et al. On test and characterization of analog linear time-invariant circuits using neural networks , 2001, Proceedings 10th Asian Test Symposium.
[7] Joan Figueras,et al. Possibilities and limitations of IDDQ testing in submicron CMOS , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B.
[8] Vishwani D. Agrawal,et al. Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.
[9] F. Aminian,et al. A comprehensive examination of neural network architectures for analog fault diagnosis , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).
[10] S. Bracho,et al. Current test methods in mixed signal circuits , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.
[11] John G. Proakis,et al. Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..
[12] Y. Xing. Defect-oriented testing of mixed-signal ICs: some industrial experience , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[13] Zhen Guo,et al. Analog circuit test using transfer function coefficient estimates , 2003, International Test Conference, 2003. Proceedings. ITC 2003..
[14] Alok Barua,et al. A pseudo-random testing scheme for analog integrated circuits using artificial neural network model-based observers , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..
[15] Bruno O. Shubert,et al. Random variables and stochastic processes , 1979 .
[16] Charles E. Stroud,et al. Benchmark circuits for analog and mixed-signal testing , 1999, Proceedings IEEE Southeastcon'99. Technology on the Brink of 2000 (Cat. No.99CH36300).
[17] Sule Ozev,et al. Defect-based RF testing using a new catastrophic fault model , 2005, IEEE International Conference on Test, 2005..
[18] Linda S. Milor,et al. Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[19] M. Sirovatkina,et al. A histogram method for analog-digital converters testing in time and spectral domain , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.
[20] André Ivanov,et al. An all-digital DFT scheme for testing catastrophic faults in PLLs , 2003, IEEE Design & Test of Computers.
[22] J. C. Sutton. Identification of electronic component faults using neural networks and fuzzy systems , 1992, Proceedings of the 1992 International Conference on Industrial Electronics, Control, Instrumentation, and Automation.
[23] Kurt Antreich,et al. Analog testing by characteristic observation inference , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[24] Duncan M. Walker,et al. Hierarchical mapping of spot defects to catastrophic faults-design and applications , 1995 .
[25] S. Upadhyaya,et al. Fault diagnosis of analog circuits using artificial neural networks as signature analyzers , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.
[26] Krishna R. Pattipati,et al. A virtual test-bench for analog circuit testability analysis and fault diagnosis , 1998, 1998 IEEE AUTOTESTCON Proceedings. IEEE Systems Readiness Technology Conference. Test Technology for the 21st Century (Cat. No.98CH36179).
[27] Vishwani D. Agrawal,et al. Multi-tone Testing of Linear and Nonlinear Analog Circuits Using Polynomial Coefficients , 2009, 2009 Asian Test Symposium.
[28] Helmut E. Graeb,et al. Analog test design with I/sub DD/ measurements for the detection of parametric and catastrophic faults , 1998, Proceedings Design, Automation and Test in Europe.
[29] Naresh R. Shanbhag. A fundamental basis for power-reduction in VLSI circuits , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[30] Vincenzo Piuri,et al. Analysis and application of digital spectral warping in analog and mixed-signal testing , 2003, IEEE Trans. Reliab..