Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing With Ferroelectric FETs

Compute-in-memory (CiM) is a promising approach to alleviating the memory wall problem for domain-specific applications. Compared to current-domain CiM solutions, charge-domain CiM shows the opportunity for higher energy efficiency and resistance to device variations. However, the area occupation and standby leakage power of existing SRAM-based charge-domain CiM (CD-CiM) are high. This brief proposes the first concept and analysis of CD-CiM using nonvolatile memory (NVM) devices. The design implementation and performance evaluation are based on a proposed 2-transistor-1-capacitor (2T1C) CiM macro using ferroelectric field-effect-transistors (FeFETs), which is free from leakage power and much denser than the SRAM solution. With the supply voltage between 0.45V and 0.90V, operating frequency between 100MHz to 1.0GHz, binary neural network application simulations show over 47%, 60%, and 64% energy consumption reduction from existing SRAM-based CD-CiM, SRAM-based current-domain CiM, and RRAM-based current-domain CiM, respectively. For classifications in MNIST and CIFAR-10 data sets, the proposed FeFET-based CD-CiM achieves an accuracy over 95% and 80%, respectively.

[1]  Narayanan Vijaykrishnan,et al.  FeFET-based low-power bitwise logic-in-memory with direct write-back and data-adaptive dynamic sensing interface , 2020, ISLPED.

[2]  Jae-sun Seo,et al.  C3SRAM: An In-Memory-Computing SRAM Macro Based on Robust Capacitive Coupling Computing Mechanism , 2020, IEEE Journal of Solid-State Circuits.

[3]  Xiaochen Peng,et al.  Compute-in-Memory with Emerging Nonvolatile-Memories: Challenges and Prospects , 2020, 2020 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Anand Raghunathan,et al.  Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation , 2019, 2019 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[5]  Huazhong Yang,et al.  A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[6]  Hossein Valavi,et al.  A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute , 2019, IEEE Journal of Solid-State Circuits.

[7]  Meng-Fan Chang,et al.  7.5 A 65nm 0.39-to-140.3TOPS/W 1-to-12b Unified Neural Network Processor Using Block-Circulant-Enabled Transpose-Domain Acceleration with 8.1 × Higher TOPS/mm2and 6T HBST-TRAM-Based 2D Data-Reuse Architecture , 2019, 2019 IEEE International Solid- State Circuits Conference - (ISSCC).

[8]  J. Kittl,et al.  SoC Logic Compatible Multi-Bit FeMFET Weight Cell for Neuromorphic Applications , 2018, 2018 IEEE International Electron Devices Meeting (IEDM).

[9]  Suman Datta,et al.  The era of hyper-scaling in electronics , 2018, Nature Electronics.

[10]  Michael T. Niemier,et al.  Computing in memory with FeFETs , 2018, ISLPED.

[11]  Kaushik Roy,et al.  Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Xiaochen Peng,et al.  XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Xiaoming Chen,et al.  Design and optimization of FeFET-based crossbars for binary convolution neural networks , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Marian Verhelst,et al.  An always-on 3.8μJ/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[15]  Meng-Fan Chang,et al.  Enabling Energy-Efficient Nonvolatile Computing With Negative Capacitance FET , 2017, IEEE Transactions on Electron Devices.

[16]  S. Datta,et al.  Physics-Based Circuit-Compatible SPICE Model for Ferroelectric Transistors , 2016, IEEE Electron Device Letters.

[17]  Ali Farhadi,et al.  XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks , 2016, ECCV.

[18]  C. Shin,et al.  Negative Capacitance Field Effect Transistor With Hysteresis-Free Sub-60-mV/Decade Switching , 2016, IEEE Electron Device Letters.

[19]  Sergey Ioffe,et al.  Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift , 2015, ICML.

[20]  Qiang Chen,et al.  Network In Network , 2013, ICLR.

[21]  Henk Corporaal,et al.  Memory-centric accelerator design for Convolutional Neural Networks , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[22]  S. Slesazeck,et al.  Ferroelectricity in HfO2 enables nonvolatile data storage in 28 nm HKMG , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[23]  R. Hoffmann,et al.  Nanosecond Polarization Switching and Long Retention in a Novel MFIS-FET Based on Ferroelectric $\hbox{HfO}_{2}$ , 2012, IEEE Electron Device Letters.

[24]  Jan Reineke,et al.  Ascertaining Uncertainty for Efficient Exact Cache Analysis , 2017, CAV.

[25]  Shu-Yau Wu,et al.  A new ferroelectric memory device, metal-ferroelectric-semiconductor transistor , 1974 .

[26]  Swagath Venkataramani,et al.  Accurate and Efficient 2-bit Quantized Neural Networks , 2019, MLSys.

[27]  Albert Chin,et al.  Low-Leakage-Current DRAM-Like Memory Using a One-Transistor Ferroelectric MOSFET With a Hf-Based Gate Dielectric , 2014, IEEE Electron Device Letters.

[28]  Yoshua Bengio,et al.  Gradient-based learning applied to document recognition , 1998, Proc. IEEE.