Critical area analysis

The critical area is the region on an integrated circuit where the occurrence of a catastrophic spot defect will cause a functional circuit fault. The author describes how to efficiently compute detailed critical areas with the VLASIC Monte Carlo yield simulator. Methods for reducing the computational cost are described, along with some application examples. An SRAM cell failure caused by an extra second metal defect is analyzed as an example.<<ETX>>

[1]  A. Ferris-Prabhu.  Role of defect size distribution in yield modeling , 1985, IEEE Transactions on Electron Devices.

[2]  A. V. Ferris-Prabhu,et al.  Defect size variations and their effect on the critical area of VLSI devices , 1985 .

[3]  Satoshi Shimada,et al.  Analysis on yield of integrated circuits and a new expression for the yield , 1972 .

[4]  J. Pineda de Gyvez,et al.  Systematic Extraction of Critical Areas From IC Layouts , 1990 .

[5]  Wojciech Maly,et al.  Layout-driven test generation , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[6]  Jochen A. G. Jess,et al.  On the design and implementation of a wafer yield editor , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Charles H. Stapper,et al.  Modeling of Defects in Integrated Circuit Photolithographic Patterns , 1984, IBM J. Res. Dev..

[8]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Duncan M. Walker.  Yield simulation for integrated circuits , 1987 .

[10]  D.M.H. Walker,et al.  Circuit-level modeling of spot defects , 1991, [Proceedings] 1991 International Workshop on Defect and Fault Tolerance on VLSI Systems.

[11]  D. I. Golenko,et al.  The Monte Carlo Method. , 1967 .

[12]  Andrzej J. Strojwas,et al.  The CDB/HCDB semiconductor wafer representation server , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[14]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[15]  C. Kooperberg,et al.  Circuit layout and yield , 1988 .

[16]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  C. H. Stapper,et al.  Yield Model for Productivity Optimization of VLSI Memory Chips with Redundancy and Partially Good Product , 1980, IBM J. Res. Dev..

[18]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .

[19]  D. M. H. Walker,et al.  VLASIC: A Catastrophic Fault Yield Simulator for Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[21]  Andrzej J. Strojwas,et al.  A semiconductor wafer representation database and its use in the PREDITOR proem editor and statistical simulator , 1991, 28th ACM/IEEE Design Automation Conference.

[22]  D.M.H. Walker.  Yield analysis for fault-tolerant arrays , 1989, [1989] Proceedings International Conference on Wafer Scale Integration.

[23]  Andrzej J. Strojwas,et al.  A Statistical Design Rule Developer , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.