A proposal of Josephson binary-to-ternary converter

This paper presents a novel Josephson converter to perform signal conversion from a binary system to a ternary system. Most converters perform conversion in successive steps from the least significant bit to the most significant bit. Therefore, the circuits become complicated and operation speed becomes low. In order to overcome these shortcomings, a novel converter based on Josephson technology is proposed. The principle of the converter is described in detail and simulation results for an 8-bit converter are illustrated. The advantages of this converter are simple construction with a small number of elements and high speed operation.<<ETX>>

[1]  M. Morisue,et al.  A novel Josephson adder without carry propagation delay , 1993, IEEE Transactions on Applied Superconductivity.

[2]  Hiroshi Nakagawa,et al.  A multichip superconducting microcomputer ETL-JC1 , 1991 .

[3]  M. Morisue,et al.  JCTL: a Josephson complementary ternary logic circuit , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.