A New Figure of Merit Equation for Analog-to-Digital Converters in CMOS Image Sensors

This paper presents a new figure-of-merit (FoM) equation for column analog-to-digital converters (ADCs) in CMOS image sensors. The proposed FoM incorporates the dynamic range, resulting from the minimum dark-level random noise and the maximum full well capacity, as well as AD conversion time, power consumption, and area. Using this FoM, we have analyzed various ADC architectures including cyclic, delta-sigma, successive approximation register, single-slope (SS), two-step and hybrid topologies. Using the suggested equation and data collected over the past ten years, we elucidate the reasons behind the dominance of the column-based SS ADC in commercial products. The proposed FoM is therefore useful for gauging the potential of new architectures and for architecture selection at an early stage of the design process.

[1]  Jong-Ho Park,et al.  Delta readout scheme for image-dependent power savings in a CMOS image sensor with multi-column-parallel SAR ADCs , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Masanori Furuta,et al.  6.7 A 1.2e− temporal noise 3D-stacked CMOS image sensor with comparator-based multiple-sampling PGA , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Fukashi Morishita,et al.  A 3.7 M-Pixel 1300-fps CMOS Image Sensor With 5.0 G-Pixel/s High-Speed Readout Circuit , 2015, IEEE Journal of Solid-State Circuits.

[4]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.

[5]  Kawahito Shoji,et al.  A 1.1μm 33Mpixel 240fps 3D-Stacked CMOS Image Sensor with 3-Stage Cyclic-Based Analog-to-Digital Converters , 2016 .

[6]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  I. Takayanagi,et al.  A very low column FPN and row temporal noise 8.9 M-pixel, 60 fps CMOS image sensor with 14bit column parallel SA- ADC , 2008, 2008 IEEE Symposium on VLSI Circuits.

[8]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Jae-Hong Kim,et al.  A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor , 2012, 2012 IEEE International Solid-State Circuits Conference.

[10]  Daisuke Yoshida,et al.  6.4 An APS-H-Size 250Mpixel CMOS image sensor using column single-slope ADCs with dual-gain amplifiers , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[11]  Abbas El Gamal,et al.  CMOS Image Sensor With Per-Column ΣΔ ADC and Programmable Compressed Sensing , 2013, IEEE Journal of Solid-State Circuits.

[12]  Chih-Cheng Hsieh,et al.  A novel single slope ADC design for wide dynamic range CMOS image sensors , 2011, 2011 IEEE SENSORS Proceedings.

[13]  Keiji Mabuchi,et al.  A 1/2.3-inch 10.3Mpixel 50frame/s Back-Illuminated CMOS image sensor , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  Tomohiro Takahashi,et al.  A digital CDS scheme on fully column-inline TDC architecture for an APS-C format CMOS image sensor , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[15]  Fukushima Noriyuki,et al.  A 17.7Mpixel 120fps CMOS Image Sensor with 34.8Gb/s Readout , 2011 .

[16]  K. Isobe,et al.  A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs , 2009, IEEE Transactions on Electron Devices.

[17]  Kyungmin Kim,et al.  A 1.1e- temporal noise 1/3.2-inch 8Mpixel CMOS image sensor using pseudo-multiple sampling , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[18]  M. Furuta,et al.  A High-Speed, High-Sensitivity Digital CMOS Image Sensor With a Global Shutter and 12-bit Column-Parallel Cyclic A/D Converters , 2007, IEEE Journal of Solid-State Circuits.

[19]  Amine Bermak,et al.  Low-Power CMOS Image Sensor Based on Column-Parallel Single-Slope/SAR Quantization Scheme , 2013, IEEE Transactions on Electron Devices.

[20]  Ángel Rodríguez-Vázquez,et al.  Review of ADCs for imaging , 2014, Electronic Imaging.

[21]  白石 圭,et al.  A 1.2e- Temporal Noise 3D-Stacked CMOS Image Sensor with Comparator-Based Multiple Sampling PGA (情報センシング) , 2016 .

[22]  Okura Shunsuke,et al.  A 3.7M-pixel 1300-fps CMOS Image Sensor with 5.0G-Pixel/s High-Speed Readout Circuit , 2014 .

[23]  Jinwook Burm,et al.  High Frame-Rate VGA CMOS Image Sensor Using Non-Memory Capacitor Two-Step Single-Slope ADCs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  Yun-Tae Lee,et al.  A 1/2.33-inch 14.6M 1.4μm-pixel backside-illuminated CMOS image sensor with floating diffusion boosting , 2011, 2011 IEEE International Solid-State Circuits Conference.

[25]  Dongjoo Kim,et al.  A low noise CMOS image sensor with a 14-bit two-step single-slope ADC and a column self-calibration technique , 2014, 2014 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[26]  Chih-Cheng Hsieh,et al.  Novel Single-Slope ADC Design for Full Well Capacity Expansion of CMOS Image Sensor , 2013, IEEE Sensors Journal.

[27]  Minho Kwon,et al.  A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs , 2011, IEEE Journal of Solid-State Circuits.

[28]  Shoji Kawahito,et al.  A CMOS Image Sensor Integrating Column-Parallel Cyclic ADCs with On-Chip Digital Error Correction Circuits , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[29]  Tetsuya Hayashida,et al.  6.2 133Mpixel 60fps CMOS image sensor with 32-column shared high-speed column-parallel SAR ADCs , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[30]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[31]  Andrew D. Payne,et al.  A 0.13 μm CMOS System-on-Chip for a 512 × 424 Time-of-Flight Image Sensor With Multi-Frequency Photo-Demodulation up to 130 MHz and 2 GS/s ADC , 2015, IEEE Journal of Solid-State Circuits.

[32]  T. Watanabe,et al.  A 1/2.7-in 2.96 MPixel CMOS Image Sensor With Double CDS Architecture for Full High-Definition Camcorders , 2007, IEEE Journal of Solid-State Circuits.

[33]  Takehide Sawamoto,et al.  A Low Noise Wide Dynamic Range CMOS Image Sensor With Low-Noise Transistors and 17b Column-Parallel ADCs , 2013, IEEE Sensors Journal.

[34]  S. Kawahito,et al.  A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters , 2005, IEEE Journal of Solid-State Circuits.

[35]  Amine Bermak,et al.  A 64 fJ/step 9-bit SAR ADC Array With Forward Error Correction and Mixed-Signal CDS for CMOS Image Sensors , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Yue Chen,et al.  A 0.7e−rms-temporal-readout-noise CMOS image sensor for low-light-level imaging , 2012, 2012 IEEE International Solid-State Circuits Conference.

[37]  George Jie Yuan,et al.  A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision , 2014, IEEE Journal of Solid-State Circuits.

[38]  Shoji Kawahito,et al.  A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC , 2012, IEEE Journal of Solid-State Circuits.

[39]  Gunhee Han,et al.  A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs , 2009 .

[40]  Oh-Kyong Kwon,et al.  A Low-Power CMOS Image Sensor With Area-Efficient 14-bit Two-Step SA ADCs Using Pseudomultiple Sampling Method , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[41]  Muto Takashi,et al.  An APS-H-Size 250Mpixel CMOS Image Sensor Using Column Single-Slope ADCs with Dual-Gain Amplifiers , 2016 .