Impact of Via Density on the Mechanical Integrity of Advanced Back-End-of-Line During Packaging
暂无分享,去创建一个
Eric Beyne | Ingrid De Wolf | Mario Gonzalez | Luka Kljucar | Zsolt Tokei | Kristof Croes | Joeri De Vos | Gayle Murdoch | E. Beyne | J. de Vos | K. Croes | I. De Wolf | J. Bommels | Z. Tokei | Mario Gonzalez | G. Murdoch | Jurgen Bommels | L. Kljucar
[1] Shisheng Lin,et al. Evaluation of ultra-low-k dielectric materials for advanced interconnects , 2001 .
[2] Chirag Shah,et al. CPI challenges to BEOL at 28nm node and beyond , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).
[3] Bart Vandevelde,et al. Design aspects for CPI robust BEOL , 2014, 2014 15th International Conference on Thermal, Mechanical and Mulit-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE).
[4] Karen Maex,et al. Low-k dielectric materials , 2004 .
[5] Luka Kljucar,et al. Evaluation of via density and low-k Young's modulus influence on mechanical performance of advanced node multi-level Back-End-Of-Line , 2016, Microelectron. Reliab..
[6] Yangyang Sun,et al. Challenges and opportunities of chip package interaction with fine pitch Cu pillar for 28nm , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).
[7] S. Sitaraman,et al. Study of Chip–Package Interaction Parameters on Interlayer Dielectric Crack Propagation , 2014, IEEE transactions on device and materials reliability.
[8] E. Beyne,et al. Chip package interaction (CPI): Thermo mechanical challenges in 3D technologies , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).