Embedded Image Processing the European Way: A new platform for the future automotive market

Within the European Processor Initiative (EPI) an objective is build an embedded High-Performance processing platform for future automotive applications such as autonomous driving. An embedded Field-Programmable-Gate-Array (eFPGA) enables the platform to be extended for future needs and requirements by various stakeholders. In this paper we give an overview about the project and our contributions to define the architecture of the eFPGA, which is suitable for the automotive market.Therefore, we describe our concept to explore the eFPGA architecture. It is motivated by a sound use case that deals with face recognition based on current neural networks. During the scope of the work we describe how the application is carefully mapped on the different domains of the EPI platform to make it more safe and secure as well as performant. As a result, we will find an apt eFPGA configuration, which can host common but also future neural network applications and a mapping of common image processing tasks.

[1]  Srihari Cadambi,et al.  A dynamically configurable coprocessor for convolutional neural networks , 2010, ISCA.

[2]  Yann LeCun,et al.  Convolutional networks and applications in vision , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[3]  Joel Emer,et al.  Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks , 2016, CARN.

[4]  Patrice Y. Simard,et al.  High Performance Convolutional Neural Networks for Document Processing , 2006 .

[5]  Yu Wang,et al.  Going Deeper with Embedded FPGA Platform for Convolutional Neural Network , 2016, FPGA.

[6]  David A. Patterson,et al.  In-datacenter performance analysis of a tensor processing unit , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[7]  Yu Qiao,et al.  Joint Face Detection and Alignment Using Multitask Cascaded Convolutional Networks , 2016, IEEE Signal Processing Letters.

[8]  Dominik Reinhardt,et al.  High Performance Processor Architecture for Automotive Large Scaled Integrated Systems within the European Processor Initiative Research Project , 2019 .

[9]  James Philbin,et al.  FaceNet: A unified embedding for face recognition and clustering , 2015, 2015 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[10]  M. Turk,et al.  Eigenfaces for Recognition , 1991, Journal of Cognitive Neuroscience.

[11]  Marwan Mattar,et al.  Labeled Faces in the Wild: A Database forStudying Face Recognition in Unconstrained Environments , 2008 .

[12]  Michael Gschwind,et al.  Space Eecient Neural Net Implementation , 1994 .

[13]  Ming Yang,et al.  DeepFace: Closing the Gap to Human-Level Performance in Face Verification , 2014, 2014 IEEE Conference on Computer Vision and Pattern Recognition.

[14]  Yu Wang,et al.  A Survey of FPGA-Based Neural Network Accelerator , 2017, 1712.08934.

[15]  Omkar M. Parkhi,et al.  VGGFace2: A Dataset for Recognising Faces across Pose and Age , 2017, 2018 13th IEEE International Conference on Automatic Face & Gesture Recognition (FG 2018).

[16]  Hoi-Jun Yoo,et al.  UNPU: A 50.6TOPS/W unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[17]  Mei Wang,et al.  Deep Face Recognition: A Survey , 2018, Neurocomputing.

[18]  Sergey Ioffe,et al.  Inception-v4, Inception-ResNet and the Impact of Residual Connections on Learning , 2016, AAAI.