A memory efficient array architecture for real-time motion estimation

A new 2-D array architecture for real-time video picture motion estimation is presented. Due to incorporated concepts of video memory distribution and sharing, the architecture ensures feasible solutions for the HDTV picture format with lower memory requirements. It features minimal I/O pin count, 100% processor utilization and is quite suitable for VLSI implementation.

[1]  Peter Pirsch,et al.  VLSI architectures for video compression , 1995, Proceedings of ISSE'95 - International Symposium on Signals, Systems and Electronics.

[2]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[3]  Liang-Gee Chen,et al.  An efficient and simple VLSI tree architecture for motion estimation algorithms , 1993, IEEE Trans. Signal Process..

[4]  Ming-Ting Sun.  8 - Algorithms and VLSI Architectures for Motion Estimation , 1993 .

[5]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[6]  Chaur-Heh Hsieh,et al.  VLSI architecture for block-matching motion estimation algorithm , 1992, IEEE Trans. Circuits Syst. Video Technol..

[7]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[8]  Juan M. Meneses,et al.  VLSI architecture for motion estimation using the block-matching algorithm , 1996, Proceedings ED&TC European Design and Test Conference.

[9]  Sethuraman Panchanathan,et al.  Motion estimation architecture for video compression , 1993 .

[10]  Moonkey Lee,et al.  A fast array architecture for block matching algorithm , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[11]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, IEEE Trans. Circuits Syst. Video Technol..