论文信息 - Four-phase improved adiabatic pseudo-domino logic

Four-phase improved adiabatic pseudo-domino logic

A four-phase improved adiabatic pseudo-domino logic family is presented. The proposed logic family, IAPDL-4/spl phi/, is an extension of IAPDL (improved adiabatic pseudo-domino logic). It has the same circuit structure as IAPDL, but a different clocking system is applied. A four-phase clock-supply to facilitate pipelining of the design is used in addition to a reduced pulsewidth for the auxiliary clocks. As a result, the speed is improved by about a factor of two, and power dissipation is decreased by /spl sim/65% for various shift registers at 200 MHz, compared to IAPDL.

K. T. Lau | F. Liu

[1] Deog-Kyoon Jeong,et al. An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[2] K. T. Lau,et al. Adiabatic pseudo-domino logic , 1995 .

[3] John Stewart Denker,et al. Adiabatic dynamic logic , 1995 .

[4] K. T. Lau,et al. Transmission gate-interfaced APDL design , 1996 .

[5] K. T. Lau,et al. Improved adiabatic pseudo-domino logic family , 1997 .