Data Flow Representation of Iterative Algorithms for Systolic Arrays
暂无分享,去创建一个
[1] C. L. Liu,et al. Introduction to Combinatorial Mathematics. , 1971 .
[2] Peter R. Cappello,et al. Scheduling a system of affine recurrence equations onto a systolic array , 1988, [1988] Proceedings. International Conference on Systolic Arrays.
[3] Richard M. Karp,et al. The Organization of Computations for Uniform Recurrence Equations , 1967, JACM.
[4] D.I. Moldovan,et al. On the design of algorithms for VLSI systolic arrays , 1983, Proceedings of the IEEE.
[5] T. Kailath,et al. Array architectures for iterative algorithms , 1987, Proceedings of the IEEE.
[6] C.-W. Jen,et al. Design of algorithm-based fault-tolerant VLSI array processor , 2004 .
[7] Thomas Kailath,et al. A Family of New Efficient Arrays for Matrix Multiplication , 1989, IEEE Trans. Computers.
[8] S. Nishida,et al. Systematic design of systolic arrays using mapping algorithm , 1988, 1988., IEEE International Symposium on Circuits and Systems.
[9] Dan I. Moldovan,et al. On the Analysis and Synthesis of VLSI Algorithms , 1982, IEEE Transactions on Computers.
[10] Thomas Kailath,et al. Regular iterative algorithms and their implementation on processor arrays , 1988, Proc. IEEE.
[11] Young-Chang Hou,et al. Generating function and equivalent transformation for systolic arrays , 1989, Parallel Comput..