Exploring the Use of Emerging Nonvolatile Memory Technologies in Future FPGAs

As new nonvolatile memory technologies become increasingly mature, there has been a growing interest on investigating their use in future field-programmable gate arrays (FPGAs). Similar to existing FPGAs with embedded Flash memory, future FPGAs can embed these new nonvolatile memories to persistently store configuration data. By comparing with prior work, we first propose the more appropriate design style for new nonvolatile configuration data storage memory. Moreover, this brief studies a dynamic random-access memory (DRAM)-based FPGA design strategy enabled by high-density embedded nonvolatile memory. Existing FPGAs do not use on-chip DRAM cells for configuration data storage mainly because DRAM self-refresh involves destructive DRAM read. This problem can be solved, if we use embedded nonvolatile memory as primary FPGA configuration data storage and externally refresh on-chip DRAM cells. Analysis and simulations have been carried out to demonstrate the potential advantages of such a design strategy.

[1]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[2]  Wei Zhang,et al.  A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture , 2009, JETC.

[3]  Li Shang,et al.  A Hybrid Nano/CMOS Dynamically Reconfigurable System , 2011 .

[4]  S Mukhopadhyay,et al.  A Circuit and Architecture Codesign Approach for a Hybrid CMOS–STTRAM Nonvolatile FPGA , 2011, IEEE Transactions on Nanotechnology.

[5]  S. Natarajan,et al.  Searching for the dream embedded memory , 2009, IEEE Solid-State Circuits Magazine.

[6]  Yiran Chen,et al.  Spin Torque Random Access Memory Down to 22 nm Technology , 2008, IEEE Transactions on Magnetics.

[7]  Kinam Kim,et al.  Memory Technologies for sub-40nm Node , 2007, 2007 IEEE International Electron Devices Meeting.

[8]  Yiran Chen,et al.  Design of Spin-Torque Transfer Magnetoresistive RAM and CAM/TCAM with High Sensing and Search Speed , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Jason Luu,et al.  VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.

[10]  Lionel Torres,et al.  Non-volatile run-time field-programmable gate arrays structures using thermally assisted switching magnetic random access memories , 2010, IET Comput. Digit. Tech..

[11]  Tom Zhong,et al.  A Study of Write Margin of Spin Torque Transfer Magnetic Random Access Memory Technology , 2010, IEEE Transactions on Magnetics.