Cache performance of the SPEC92 benchmark suite

The authors consider whether SPECmarks, the figures of merit obtained from running the SPEC benchmarks under certain specified conditions, accurately indicate the performance to be expected from real, live work loads. Miss ratios for the entire set of SPEC92 benchmarks are measured. It is found that instruction cache miss ratios in general, and data cache miss ratios for the integer benchmarks, are quite low. Data cache miss ratios for the floating-point benchmarks are more in line with published measurements for real work loads.<<ETX>>

[1]  Rafael H. Saavedra-Barrera,et al.  Machine Characterization and Benchmark Performance Prediction , 1988 .

[2]  Douglas W. Clark,et al.  Cache Performance in the VAX-11/780 , 1983, TOCS.

[3]  David R. Ditzel,et al.  An Analysis of SPARC and MIPS Instruction Set Utilization on the SPEC Benchmarks , 1991, ASPLOS.

[4]  Alan Jay Smith,et al.  Cache evaluation and the impact of workload choice , 1985, ISCA '85.

[5]  Rafael H. Saavedra-Barrera.  Performance Prediction by Benchmark and Machine Analysis , 1990 .

[6]  Mark D. Hill,et al.  Aspects of Cache Memory and Instruction , 1987 .

[7]  Alan Jay Smith,et al.  Aspects of cache memory and instruction buffer performance , 1987 .

[8]  Alan Jay Smith,et al.  Evaluating Associativity in CPU Caches , 1989, IEEE Trans. Computers.

[9]  Walter J. Price.  A benchmark tutorial , 1989, IEEE Micro.

[10]  Rafael Hector Saavedra-Barrera,et al.  CPU performance evaluation and execution time prediction using narrow spectrum benchmarking , 1992 .

[11]  Mark Horowitz,et al.  Cache performance of operating system and multiprogramming workloads , 1988, TOCS.

[12]  David F. Hinnant,et al.  Accurate Unix benchmarking: art, science, or black magic? , 1988, IEEE Micro.

[13]  John Sanguinetti,et al.  Program optimization for a pipelined machine a case study , 1984, SIGMETRICS '84.

[14]  Jeffrey C. Mogul,et al.  The effect of context switches on cache performance , 1991, ASPLOS IV.

[15]  Alan Jay Smith,et al.  Line (Block) Size Choice for CPU Cache Memories , 1987, IEEE Transactions on Computers.

[16]  David R. Ditzel,et al.  An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks , 1991, ASPLOS IV.

[17]  Richard E. Kessler,et al.  Generation and analysis of very long address traces , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.

[18]  SmithAlan Jay.  Cache evaluation and the impact of workload choice , 1985 .

[19]  Brian N. Bershad,et al.  The interaction of architecture and operating system design , 1991, ASPLOS IV.

[20]  Dionisios N. Pnevmatikatos,et al.  Cache performance of the integer SPEC benchmarks on a RISC , 1990, CARN.