Highly Manufacturable Device Isolation Technology Using Laser-Induced Epitaxial Growth for Monolithic Stack Devices

A novel isolation technology using a laser-induced epitaxial growth (LEG) process is proposed to achieve monolithically stacked active silicon without additional thermal budget. The epitaxial behavior in the proposed LEG process can be completely understood by existing models regarding solidification of melted Si. Test devices for electrical characterization were fabricated based on an established 80-nm dynamic random access memory (DRAM) process. The characteristics of DRAM cell transistors with this LEG-processed active silicon are shown to be similar to those with conventional active silicon in terms of both device performances and distributions. Therefore, LEG process is believed to be a promising device isolation technology for monolithic multistack devices.

[1]  C.H. Chang,et al.  High density 3D integration using CMOS foundry technologies for 28 nm node and beyond , 2010, 2010 International Electron Devices Meeting.

[2]  Y. Fukuzumi,et al.  Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device , 2008, 2008 IEEE International Electron Devices Meeting.

[3]  P. Kapur,et al.  Low temperature (≤ 380°C) and high performance Ge CMOS technology with novel source/drain by metal-induced dopants activation and high-k/metal gate stack for monolithic 3D integration , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Soonwook Hwang,et al.  A 45nm 4Gb 3-Dimensional Double-Stacked Multi-Level NAND Flash Memory with Shared Bitline Structure , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  U-In Chung,et al.  Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity , 2007, 2007 IEEE Symposium on VLSI Technology.

[6]  Kinam Kim,et al.  Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node , 2006, 2006 International Electron Devices Meeting.

[7]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[8]  Kinam Kim,et al.  The revolutionary and truly 3-dimensional 25F/sup 2/ SRAM technology with the smallest S/sup 3/ ( stacked single-crystal Si) cell, 0.16um/sup 2/, and SSTFT (atacked single-crystal thin film transistor) for ultra high density SRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[9]  J.W. Lee,et al.  An outstanding and highly manufacturable 80nm DRAM technology , 2003, IEEE International Electron Devices Meeting 2003.

[10]  Paul S. Ho,et al.  Thermal stress characteristics of Cu/oxide and Cu/low-k submicron interconnect structures , 2003 .

[11]  Sung-Woong Chung,et al.  Novel shallow trench isolation process using flowable oxide CVD for sub-100 nm DRAM , 2002, Digest. International Electron Devices Meeting,.

[12]  Ryoichi Ishihara,et al.  Formation of location-controlled crystalline islands using substrate-embedded seeds in excimer-laser crystallization of silicon films , 2001 .

[13]  T. Ohmi,et al.  Advantage of radical oxidation for improving reliability of ultra-thin gate oxide , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[14]  Krishna C. Saraswat,et al.  A strategy for modeling of variations due to grain size in polycrystalline thin-film transistors , 2000 .

[15]  Ching-Yuan Wu,et al.  An analytical grain-barrier height model and its characterization for intrinsic poly-Si thin-film transistor , 1998 .

[16]  T. Tanzawa,et al.  A novel isolation-scaling technology for NAND EEPROMs with the minimized program disturbance , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[17]  J. P. Gowers,et al.  Influence of melt depth in laser crystallized poly-Si thin film transistors , 1997 .

[18]  H. Song,et al.  Numerical analysis of excimer-laser-induced melting and solidification of thin Si films , 1997 .

[19]  Tai-su Park,et al.  An optimized densification of the filled oxide for quarter micron shallow trench isolation (STI) , 1996 .

[20]  Richard P. Vinci,et al.  Thermal strain and stress in copper thin films , 1995 .

[21]  Michael O. Thompson,et al.  Phase transformation mechanisms involved in excimer laser crystallization of amorphous silicon films , 1993 .

[22]  Setsuo Kaneko,et al.  High-performance TFTs fabricated by XeCl excimer laser annealing of hydrogenated amorphous-silicon film , 1989 .

[23]  T. Serikawa,et al.  Low-temperature fabrication of high-mobility poly-Si TFTs for large-area LCDs , 1989 .

[24]  Fred Roozeboom,et al.  Groups III and V impurity solubilities in silicon due to laser, flash, and solid-phase-epitaxial-regrowth anneals , 2006 .