A 1.6-3.2GHz, High Phase Accuracy Quadrature Phase Locked Loop

Most PLL research focuses on narrowband systems that support only one communication standard. For a flexible system, it may be desirable to support multiple standards. A single PLL capable of operating over a wide frequency range while meeting all the requirements of the individual standards can save area and design effort, compared with multiple PLLs each supporting only one standard. This thesis presents a PLL that has a very wide tuning range, accurate quadrature outputs, and is geared towards low phase noise. The VCO is identified as the limiting factor in the tuning range and source of the quadrature outputs, as well as the primary source of the phase noise above the loop bandwidth of the PLL, so its design is the principle focus herein. The VCO uses digitally switched capacitors to extend the tuning range. It consists of two cross-coupled cores that produce quadrature outputs, where phase error arises if the cores are not identical. The VCO’s output also has a controlled amplitude and common mode point. The charge pump of the PLL is designed to compensate for variations in the VCO’s gain at different frequencies. In simulations using a 0.13μm CMOS process, the VCO achieves a tuning range of 1.585-3.254GHz over process and temperature variations. Its quadrature outputs have less than 2.6 phase error for a 2% mismatch in the capacitance between the two LC-tanks. The phase noise, calculated assuming a linear, time-variant model, is -109.5dBc/Hz at 600kHz offset from 3.217GHz. Thesis Supervisor: Michael H. Perrott Title: Assistant Professor of Electrical Engineering Thesis Supervisor: Kimo Tam Title: Senior Design Engineer, Analog Devices