A 32-bank 1 Gb self-strobing synchronous DRAM with 1 GByte/s bandwidth

This paper describes a 32-bank 1 Gb DRAM achieving 1 Gbyte/s (500 Mb/s/DQ pin) data bandwidth and the access time from RAS of 31 ns at V/sub cc/=2.0 V and 25/spl deg/C. The chip employs (1) a merged multibank architecture to minimize die area; (2) an extended small swing read operation and a single I/O line driving write scheme to reduce power consumption; (3) a self-strobing I/O schemes to achieve high bandwidth with low power dissipation; and (4) a block redundancy scheme with increased flexibility. The nonstitched chip with an area of 652 mm/sup 2/ has been fabricated using 0.16 /spl mu/m four-poly, four-metal CMOS process technology.

[1]  Hideto Hidaka,et al.  A 34 ns 256 Mb DRAM with boosted sense-ground scheme , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[2]  Victor E. Lee,et al.  A 500-megabyte/s data-rate 4.5 M DRAM , 1993 .

[3]  Ki-Hong Park,et al.  A 150 MHz 8-banks 256 Mb synchronous DRAM with wave pipelining methods , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[4]  R. Hamazaki,et al.  A 32-bank 256-Mb DRAM with cache and TAG , 1994 .

[5]  John K. DeBrosse,et al.  Fault-tolerant designs for 256 Mb DRAM , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[6]  Cheol Seong Hwang,et al.  A process technology for 1 giga-bit DRAM , 1995, Proceedings of International Electron Devices Meeting.

[7]  Masashi Horiguchi,et al.  256 Mb DRAM technologies for file applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  Thomas H. Lee,et al.  A 2.5 V CMOS delay-locked loop for 18 Mbit, 500 megabyte/s DRAM , 1994, IEEE J. Solid State Circuits.