“Time borrowing” technique for design of low-power high-speed multi-modulus prescaler in frequency synthesizer
暂无分享,去创建一个
[1] Ahmed Wafa,et al. High-speed RF multi-modulus prescaler architecture for /spl Sigma/-/spl Delta/ fractional-N PLL frequency synthesizers , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[2] Gregory J. Pottie,et al. Integrated low-power communication system design for wireless sensor networks , 2004, IEEE Communications Magazine.
[3] Jan Craninckx,et al. A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-/spl mu/m CMOS , 1996 .
[4] L.P.B. Katehi,et al. An extremely low power 2 GHz CMOS LC VCO for wireless communication applications , 2005, The European Conference on Wireless Technology, 2005..
[5] G. Asada,et al. Wireless integrated network sensors: Low power systems on a chip , 1998, Proceedings of the 24th European Solid-State Circuits Conference.
[6] Edgar Sanchez-Sinencio,et al. A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.
[7] N. Krishnapura,et al. A 5.3-GHz programmable divider for HiPerLAN in 0.25-/spl mu/m CMOS , 2000, IEEE Journal of Solid-State Circuits.
[8] S. van Waasen,et al. A fully integrated CMOS frequency synthesizer for Bluetooth , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).