An ECL gate with improved speed and low power in a BiCMOS process

An emitter-coupled logic (ECL) gate exhibiting an improved speed-power product over the circuits presented in the past is described. The improvement is due to a combination of a push-pull output stage driven by a controlled current source, thus reducing the static and increasing the dynamic current. This circuit has better driving capabilities and improved speed, yet it uses an order of magnitude less power than a regular ECL gate. Due to its reduced power consumption, this gate allows for a higher level of integration of ECL logic. The realization of this circuit using a regular bipolar process is also possible.

[1]  N.P. Jouppi.  A fully-compensated APD circuit with 10:1 ratio between active and inactive current , 1994, Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting.

[2]  H. J. Shin.  A self-biased feedback-controlled pull-down emitter follower for high-speed low-power bipolar logic circuits , 1994 .

[3]  Satoshi Tanaka,et al.  Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[4]  Ching-Te Chuang,et al.  High-speed low-power ECL circuit with AC-coupled self-biased dynamic current source and active-pull-down emitter-follower stage , 1992 .

[5]  Ching-Te Chuang,et al.  A 23-ps/2.1-mW ECL gate with an AC-coupled active pull-down emitter-follower stage , 1989 .

[6]  D. B. Scott,et al.  BiCMOS - where is the beef ? , 1993, Symposium 1993 on VLSI Circuits.

[7]  A. Masaki.  Deep-submicron CMOS warms up to high-speed logic , 1992, IEEE Circuits and Devices Magazine.

[8]  John F. McDonald,et al.  High-performance standard cell library and modeling technique for differential advanced bipolar current tree logic , 1991 .

[9]  H. J. Shin.  Self-biased feedback-controlled pull-down emitter follower for high-speed low-power bipolar logic circuits , 1993, Symposium 1993 on VLSI Circuits.

[10]  C.-T. Chuang.  Advanced bipolar circuits , 1992, IEEE Circuits and Devices Magazine.

[11]  D. Gray,et al.  Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability , 1993, Symposium 1993 on VLSI Circuits.

[12]  V. G. Oklobzija.  New ECL gate in BiFET process , 1993 .

[13]  P. Boyle,et al.  A 300 MHz 115 W 32 b bipolar ECL microprocessor with on-chip caches , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[14]  Ching-Te Chuang,et al.  High-speed low-power direct-coupled complementary push-pull ECL circuit , 1992 .