Hybrid transactional memory
暂无分享,去创建一个
Christopher J. Hughes | Sanjeev Kumar | Michael Chu | Partha Kundu | Anthony D. Nguyen | Michael L. Chu | A. Nguyen | C. Hughes | Sanjeev Kumar | P. Kundu
[1] Michael L. Scott,et al. Algorithms for scalable synchronization on shared-memory multiprocessors , 1991, TOCS.
[2] Simon L. Peyton Jones,et al. Composable memory transactions , 2005, CACM.
[3] Kunle Olukotun,et al. Data speculation support for a chip multiprocessor , 1998, ASPLOS VIII.
[4] Cormac Flanagan,et al. A type and effect system for atomicity , 2003, PLDI.
[5] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[6] Josep Torrellas,et al. Tradeoffs in buffering memory state for thread-level speculation in multiprocessors , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[7] Josep Torrellas,et al. Architectural support for scalable speculative parallelization in shared-memory multiprocessors , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[8] Gurindar S. Sohi,et al. Speculative versioning cache , 1998, Proceedings 1998 Fourth International Symposium on High-Performance Computer Architecture.
[9] Gurindar S. Sohi,et al. Multiscalar processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[10] Kunle Olukotun,et al. Transactional memory coherence and consistency , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..
[11] Bradley C. Kuszmaul,et al. Unbounded transactional memory , 2005, 11th International Symposium on High-Performance Computer Architecture.
[12] Josep Torrellas,et al. Speculative synchronization: applying thread-level speculation to explicitly parallel applications , 2002, ASPLOS X.
[13] Keir Fraser,et al. Language support for lightweight transactions , 2003, SIGP.
[14] James R. Larus,et al. Transactional Memory , 2006, Transactional Memory.
[15] Rachid Guerraoui,et al. Toward a theory of transactional contention managers , 2005, PODC '05.
[16] Nir Shavit,et al. Software transactional memory , 1995, PODC '95.
[17] James R. Goodman,et al. Transactional lock-free execution of lock-based programs , 2002, ASPLOS X.
[18] David A. Wood,et al. LogTM: log-based transactional memory , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[19] Gurindar S. Sohi,et al. ARB: A Hardware Mechanism for Dynamic Reordering of Memory References , 1996, IEEE Trans. Computers.
[20] Maurice Herlihy,et al. Virtualizing transactional memory , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).
[21] Maurice Herlihy,et al. Software transactional memory for dynamic-sized data structures , 2003, PODC '03.
[22] Antonia Zhai,et al. A scalable approach to thread-level speculation , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[23] William N. Scherer,et al. Advanced contention management for dynamic software transactional memory , 2005, PODC '05.
[24] Maurice Herlihy,et al. Transactional Memory: Architectural Support For Lock-free Data Structures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[25] Andreas Reuter,et al. Transaction Processing: Concepts and Techniques , 1992 .
[26] Richard J. Anderson,et al. On the parallel implementation of Goldberg's maximum flow algorithm , 1992, SPAA '92.
[27] G. G. Stokes. "J." , 1890, The New Yale Book of Quotations.
[28] Josep Torrellas,et al. Removing architectural bottlenecks to the scalability of speculative parallelization , 2001, Proceedings 28th Annual International Symposium on Computer Architecture.