Consumer demand for mobile services is expected to grow with the continued proliferation of connected devices including smartphones, wearables, and Internet of things. As a result, high-performance computing systems that support the core network and cloud infrastructures for these connected devices require unprecedented die-to-die bandwidth at low latency. To achieve next-generation performance requirements and to apply to commercial products, fundamental parameters for 2.5-D interposers are considered including: 1) high interconnect density at short interconnect length; 2) low power consumption; and 3) low packaging cost. The 2.5-D glass interposer described in this paper is superior to silicon interposer in cost and electrical performance, and to organic interposer in interconnect density. This paper describes a 2.5-D glass interposer as a ball grid array (BGA) package to achieve high bandwidth at low cost to improve bandwidth per unit watt signal power per unit dollar cost (BWF) compared to both silicon and organic interposers. Due to its high modulus and excellent surface finish, glass affords ultrafine line lithography to form high-density interconnects comparable to silicon, and the process described in this paper goes beyond silicon back-end-of-line processes by implementing a double-side semi-additive process (SAP) at increased copper layer thickness. This thicker metallization results in reduced conductor losses and improved bandwidth per channel compared to silicon. In addition, the low loss tangent of glass reduces dielectric losses in nets requiring through vias including clock distribution and high-speed off-package signals. Availability of glass in thin panel as well as in roll-to-roll formats beyond 500 mm in size reduces packaging cost compared to 300-mm wafer silicon interposer. The focus of this paper is on the integration of three enabling technologies: 1) advanced SAP for high-density redistribution layers (RDLs); 2) excimer laser ablation of RDL vias; and 3) fine-pitch thermocompression bonding with copper pillar die assembly—for a 2.5-D glass interposer at interconnect densities comparable to that of silicon to achieve terabit per second interdie bandwidth at highest BWF.
[1]
K. Saban.
Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity , Bandwidth , and Power Efficiency
,
2009
.
[2]
Patrick Dorsey.
Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency
,
2010
.
[3]
Changhwan Shin,et al.
Performance analysis and optimization for silicon interposer with Through Silicon Via (TSV)
,
2012,
2012 IEEE International SOI Conference (SOI).
[4]
V. Sundaram,et al.
Design, Fabrication, and Characterization of Ultrathin 3-D Glass Interposers With Through-Package-Vias at Same Pitch as TSVs in Silicon
,
2014,
IEEE Transactions on Components, Packaging and Manufacturing Technology.
[5]
K. Oi,et al.
Development of new 2.5D package with novel integrated organic interposer substrate with ultra-fine wiring and high density bumps
,
2014,
2014 IEEE 64th Electronic Components and Technology Conference (ECTC).
[6]
R. Tummala,et al.
Direct SMT Interconnections of Large Low-CTE Interposers to Printed Wiring Board Using Copper Microwire Arrays
,
2015,
IEEE Transactions on Components, Packaging and Manufacturing Technology.
[7]
Yin-Po Hung,et al.
Embedded glass interposer for heterogeneous multi-chip integration
,
2015,
2015 IEEE 65th Electronic Components and Technology Conference (ECTC).
[8]
Bill Bottoms.
Maintaining The Pace of Progress As We Approach The End Of Moore's Law: New Materials, New Processes, New Architectures
,
2015
.