A Novel Hardware-Based All-Digital Phase-Locked Loop Applied to Grid-Connected Power Converters

For grid-connected power converters, the frequency and phase angle of the grid voltage, which are essential to the system operations, must be quickly and accurately obtained even if the utility voltage is distorted or unbalanced. In this paper, a novel hardware-based all-digital phase-locked loop (ADPLL) is proposed for grid interface converters to detect the frequency and phase angle based on the voltage zero crossings. The proposed ADPLL features wide track-in range and fast pull-in time, and it can easily be integrated with the digital controller for grid-connected power converters. A discrete small-signal model is presented to investigate the performance and parameter dependence of the ADPLL. As expected, the output phase error and pulse jitter are minimized by selecting a high clock frequency and proper regulator parameters. With additional voltage sensors, the ADPLL can be readily extended into applications with grid disturbances. Experimental results verify the analysis and the effectiveness of the ADPLL.

[1]  Marian P. Kazmierkowski,et al.  Active filtering function of three-phase PWM boost rectifier under different line voltage conditions , 2005, IEEE Transactions on Industrial Electronics.

[2]  J. Svensson,et al.  Practical Implementation of Delayed Signal Cancellation Method for Phase-Sequence Separation , 2007, IEEE Transactions on Power Delivery.

[3]  Frede Blaabjerg,et al.  Flexible Active Power Control of Distributed Power Generation Systems During Grid Faults , 2007, IEEE Transactions on Industrial Electronics.

[4]  A. Sannino,et al.  Improving Voltage Disturbance Rejection for Variable-Speed Wind Turbines , 2002, IEEE Power Engineering Review.

[5]  Hirofumi Sasaki,et al.  All digital dividing ratio changeable type phase‐locked loop with a wide lock‐in range , 2005 .

[6]  Frede Blaabjerg,et al.  Overview of Control and Grid Synchronization for Distributed Power Generation Systems , 2006, IEEE Transactions on Industrial Electronics.

[7]  Francisco A. S. Neves,et al.  A Method for Extracting the Fundamental-Frequency Positive-Sequence Voltage Vector Based on Simple Mathematical Transformations , 2008, IEEE Transactions on Industrial Electronics.

[8]  S. M. Walters,et al.  Digital phase-locked loop with jitter bounded , 1989 .

[9]  S.M. Silva,et al.  PLL structures for utility connected systems , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[10]  Bin Wu,et al.  Space Vector Sequence Investigation and Synchronization Methods for Active Front-End Rectifiers in High-Power Current-Source Drives , 2008, IEEE Transactions on Industrial Electronics.

[11]  Yerramreddy Srinivasa Rao,et al.  Real-Time Electrical Load Emulator Using Optimal Feedback Control Technique , 2010, IEEE Transactions on Industrial Electronics.

[12]  William C. Lindsey,et al.  Comments on "A survey of digital phase locked loops" , 1982 .

[13]  Antti J. Koivo,et al.  Nonlinear predictive control with application to manipulator with flexible forearm , 1999, IEEE Trans. Ind. Electron..

[14]  Hong-Seok Song,et al.  Dual current control scheme for PWM converter under unbalanced input voltage conditions , 1999, IEEE Trans. Ind. Electron..

[15]  G. Joos,et al.  State variable decoupling and power flow control in PWM current source rectifiers , 1995, Proceedings of IECON '95 - 21st Annual Conference on IEEE Industrial Electronics.

[16]  Ambra Sannino,et al.  Improving voltage disturbance rejection for variable-speed wind turbines , 2002 .

[17]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[18]  F. Blaabjerg,et al.  Detection is key - Harmonic detection methods for active power filter applications , 2007, IEEE Industry Applications Magazine.

[19]  G. Saccomando,et al.  Transient operation of grid-connected voltage source converter under unbalanced voltage conditions , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[20]  In-Joong Ha,et al.  Design of ADPLL for both large lock-in range and good tracking performance , 1999 .

[21]  Sergio Busquets-Monge,et al.  Control Strategies Based on Symmetrical Components for Grid-Connected Converters Under Voltage Dips , 2009, IEEE Transactions on Industrial Electronics.

[22]  Jan T. Bialasiewicz,et al.  Power-Electronic Systems for the Grid Integration of Renewable Energy Sources: A Survey , 2006, IEEE Transactions on Industrial Electronics.

[23]  Leonardo A. B. Tôrres,et al.  Comparison of Three Single-Phase PLL Algorithms for UPS Applications , 2008, IEEE Transactions on Industrial Electronics.

[24]  Bin Wu,et al.  Direct PWM Synchronization Using An All Digital Phase-Locked Loop for High Power Grid-Interfacing Converters , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[25]  F. P. Dawson,et al.  Phase synchronization using zero crossing sampling digital phase-locked loop , 2002, Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579).

[26]  V. Blasko,et al.  Operation of a phase locked loop system under distorted utility conditions , 1997 .

[27]  G. Joos,et al.  A Fast and Accurate Synchronization Technique for Extraction of Symmetrical Components , 2009, IEEE Transactions on Power Electronics.