Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic

Field-programmable logic (FPL), often grouped under the popular name field-programmable gate arrays (FPGA), are on the verge of revolutionizing sectors of digital signal processing (DSP) industry as programmable DSP microprocessor did nearly two decades ago. Historically, FPGAs were considered to be only a rapid prototyping and low-volume production technology. FPGAs are now attempting to move into the mainstream DSP as their density and performance envelope steadily improve. While evidence now supports the claim that FPGAs can accelerate selected low-end DSP applications (e.g., FIR filter), the technology remains limited in its ability to realize high-end DSP solutions. This is due primarily to systemic weaknesses in FPGA-facilitated arithmetic processing. It will be shown that in such cases, the residue number system (RNS) can become an enabling technology for realizing embedded high-end FPGA-centric DSP solutions. This thesis is developed in the context of a demonstrated RNS/FPGA synergy and the application of the new technology to communication signal processing.

[1]  E. Hogenauer,et al.  An economical class of digital filters for decimation and interpolation , 1981 .

[2]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[3]  Graham A. Jullien,et al.  Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.

[4]  Graham A. Jullien,et al.  A VLSI implementation of residue adders , 1987 .

[5]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[6]  Fred J. Taylor,et al.  Pipelined Hogenauer CIC filters using field-programmable logic and residue number system , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[7]  Fred J. Taylor,et al.  A Fast Modified CORDIC—Implementation of Radial Basis Neural Networks , 1998, J. VLSI Signal Process..

[8]  D. Goodman,et al.  Nine digital filters for decimation and interpolation , 1977 .

[9]  Fred J. Taylor,et al.  Design of RNS frequency sampling filter banks , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[10]  Jürgen Becker,et al.  Custom Computing Machines vs. Hardware/Software Codesign: From a globalized point of view , 1996, FPL.

[11]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[12]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[13]  Fred J. Taylor,et al.  High-speed wavelet implementation with field-programmable logic , 1999, Defense, Security, and Sensing.

[14]  Gabor C. Temes,et al.  Nine Digital Filters for Decimation and Interpolation , 1992 .

[15]  F. J. Taylor,et al.  A reduced-complexity finite field ALU , 1991 .

[16]  Fred J. Taylor,et al.  Efficient scaling in the residue number system , 1989, International Conference on Acoustics, Speech, and Signal Processing,.

[17]  Fred J. Taylor,et al.  Digital Filter Design Handbook , 1983 .