Limitations of fractional synthesizers for 60 GHz WPANs: A survey

This paper presents an overview of the available fractional-N frequency synthesizers dedicated to 60GHz WPAN applications. The aim of this study is to determine the most suited architecture to fit the requirements of the upcoming 802.15.3c standard.

[1]  F.F. Dai,et al.  A multiband /spl Delta//spl Sigma/ fractional-N frequency synthesizer for a MIMO WLAN transceiver RFIC , 2005, IEEE Journal of Solid-State Circuits.

[2]  F. Dai,et al.  A Multiband Fractional-N Frequency Synthesizer for a MIMO WLAN Transceiver RFIC , 2005 .

[3]  Beomsup Kim,et al.  A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching , 2000, Proceedings of Second IEEE Asia Pacific Conference on ASICs. AP-ASIC 2000 (Cat. No.00EX434).

[4]  B.A. Bloechel,et al.  64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  Ulrich L. Rohde,et al.  Microwave and wireless synthesizers: theory and design , 1997 .

[6]  C.-J. Richard Shi,et al.  A 6–11GHz multi-phase VCO design with active inductors , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Zhipeng Ye,et al.  Reduced Complexity MASH Delta–Sigma Modulator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Deog-Kyoon Jeong,et al.  A single-chip 2.4-GHz direct-conversion CMOS receiver for wireless local loop using multiphase reduced frequency conversion technique , 2001 .

[10]  Liesbet Van der Perre,et al.  OFDM versus Single Carrier with Cyclic Prefix: a system-based comparison , 2001, IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211).

[11]  M. Marcus,et al.  Millimeter wave propagation: spectrum management implications , 2005, IEEE Microwave Magazine.

[12]  Hong-Yeh Chang,et al.  A 63 GHz VCO using a standard 0.25 /spl mu/m CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[13]  Hiroshi Harada,et al.  A design of single carrier based PHY for IEEE 802.15.3c standard , 2007, 2007 IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.

[14]  B.-S. Song,et al.  A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator , 2000, IEEE Journal of Solid-State Circuits.

[15]  John G. Proakis,et al.  Digital Communications , 1983 .

[16]  C. Muschallik.  INFLUENCE OF RF OSCILLATORS ON AN OFDM SIGNAL , 1995, Proceedings of International Conference on Consumer Electronics.

[17]  W. Rhee,et al.  An on-chip phase compensation technique in fractional-N frequency synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[18]  Tad A. Kwasniewski,et al.  Reduced complexity, high performance digital delta-sigma modulator for fractional-N frequency synthesis , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[19]  Bang-Sup Song,et al.  A 1.1 GHz CMOS fractional-N frequency synthesizer with a 3b 3rd-order ΔΣ modulator , 2000 .

[20]  T. Riley,et al.  Delta-sigma modulation in fractional-N frequency synthesis , 1993 .

[21]  Chun-Huat Heng,et al.  A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO , 2003 .

[22]  Ulrich L. Rohde.  Digital pll frequency synthesizers: theory and design , 1983 .